Alternatives and similar repositories for RISC-CPU

Users that are interested in RISC-CPU are comparing it to the libraries listed below

• antmicro / renode-verilator-integration
  This repository contains sample code integrating Renode with Verilator
  ☆25Updated 7 months ago
• pulp-platform / pulp-freertos
  FreeRTOS for PULP
  ☆16Updated 2 years ago
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
  ☆38Updated last week
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆16Updated last year
• leonardt / verilogAST-cpp
  C++17 implementation of an AST for Verilog code generation
  ☆24Updated 2 years ago
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆39Updated 10 months ago
• PacktPublishing / Architecting-and-Building-High-Speed-SoCs
  Architecting and Building High Speed SoCs, published by Packt
  ☆29Updated 2 years ago
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆24Updated 5 months ago
• riscv-non-isa / riscv-semihosting
  ☆32Updated last week
• os-fpga / Raptor
  Raptor end-to-end FPGA Compiler and GUI
  ☆93Updated last year
• VP-Vibes / VPV-Peripherals
  Library of example SystemC/TLM peripherals for various SoCs based on the SCS library
  ☆14Updated this week
• synogate / gatery
  Gatery, a library for circuit design.
  ☆22Updated last year
• ZipCPU / qoiimg
  Quite OK image compression Verilog implementation
  ☆23Updated last year
• intel / fpga-runtime-for-opencl
  Intel® FPGA Runtime for OpenCL™ Software Technology
  ☆33Updated 10 months ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆42Updated 7 years ago
• drom / awesome-riscv
  😎 A curated list of awesome RISC-V implementations
  ☆140Updated 2 years ago
• CEatBTU / FGPU
  FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.
  ☆64Updated last year
• ArchC / ArchC
  A powerful and modern open-source architecture description language.
  ☆47Updated 8 years ago
• klessydra / T13x
  An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …
  ☆45Updated last year
• openhwgroup / core-v-sw
  Main Repo for the OpenHW Group Software Task Group
  ☆17Updated 10 months ago
• wallento / riscv-python-model
  Python Model of the RISC-V ISA
  ☆62Updated 3 years ago
• cornell-brg / lizard
  Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL
  ☆91Updated 6 years ago
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆99Updated 3 years ago
• jck / riscv
  ☆19Updated 2 years ago
• nkkav / yosys-examples
  Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)
  ☆22Updated 4 years ago
• parallella / openeda
  Open source EDA chip design flow
  ☆51Updated 8 years ago
• wvangansbeke / High-Level-Synthesis
  Convert C files into Verilog
  ☆19Updated 6 years ago
• Fedex100 / awesome-compilers
  ☆16Updated 8 years ago
• HardwareIR / netlistDB
  netlistDB - Intermediate format for digital hardware representation with graph database API
  ☆32Updated 4 years ago
• SymbiFlow / vtr-verilog-to-routing
  SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆38Updated last year