Alternatives and similar repositories for fpga-runtime-for-opencl

Users that are interested in fpga-runtime-for-opencl are comparing it to the libraries listed below

• triSYCL / sycl
  SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM
  ☆120Updated 9 months ago
• intel / FPGA-Devcloud
  Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically f…
  ☆120Updated 2 years ago
• oneapi-src / DPCPP_Reference
  oneAPI Data Parallel C++ (DPC++) language reference
  ☆26Updated 2 years ago
• intel / fpga-training
  ☆33Updated 11 months ago
• Xilinx / llvm-aie
  Fork of LLVM to support AMD AIEngine processors
  ☆156Updated last week
• fpga-opencl-benchmarks / rodinia_fpga
  Rodinia Benchmark Suite for OpenCL-based FPGAs
  ☆31Updated 2 years ago
• pulp-platform / hero
  Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…
  ☆111Updated last year
• felsabbagh3 / Vortex
  RISC-V GPGPU
  ☆34Updated 5 years ago
• vortexgpgpu / pocl
  a clone of POCL that includes RISC-V newlib devices support and Vortex
  ☆45Updated last week
• intel / BaseKit-code-samples
  ☆55Updated 2 years ago
• spcl / FBLAS
  BLAS implementation for Intel FPGA
  ☆77Updated 4 years ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆22Updated 8 months ago
• Xilinx / gemx
  Matrix Operation Library for FPGA https://xilinx.github.io/gemx/
  ☆63Updated 5 years ago
• uxlfoundation / oneapi-construction-kit
  ☆90Updated this week
• escalab / GPTPU
  GPTPU for SC 2021
  ☆52Updated 2 years ago
• ucb-bar / riscv-blas
  Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V
  ☆19Updated 5 years ago
• kenter / OpenCL-FPGA-examples
  ☆19Updated 6 years ago
• firesim / FireMarshal
  Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.
  ☆85Updated 3 months ago
• Xilinx / XilinxCEDStore
  This store contains Configurable Example Designs.
  ☆48Updated last week
• nvdla / vp
  Virtual Platform for NVDLA
  ☆150Updated 7 years ago
• Xilinx / xup_compute_acceleration
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆48Updated last year
• pulp-platform / gvsoc
  Pulp virtual platform
  ☆23Updated last month
• MicrochipTech / fpga-hls-examples
  Open-Source HLS Examples for Microchip FPGAs
  ☆46Updated last month
• iree-org / iree-bare-metal-arm
  Example for running IREE in a bare-metal Arm environment.
  ☆40Updated last month
• NVIDIA / jetson-rdma-picoevb
  Minimal HW-based demo of GPUDirect RDMA on NVIDIA Jetson AGX Xavier running L4T
  ☆191Updated last year
• Jerc007 / Open-GPGPU-FlexGrip-
  FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation
  ☆108Updated 2 years ago
• pulp-platform / pulp_cluster
  The multi-core cluster of a PULP system.
  ☆108Updated last week
• riscv / riscv-bfloat16
  ☆37Updated last year
• pulp-platform / pulp-runtime
  Simple runtime for Pulp platforms
  ☆49Updated last week
• StanfordAHA / Halide-to-Hardware_archive
  ☆82Updated 6 months ago