intel / fpga-runtime-for-opencl
Intel® FPGA Runtime for OpenCL™ Software Technology
☆34Updated last month
Related projects ⓘ
Alternatives and complementary repositories for fpga-runtime-for-opencl
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆110Updated 2 weeks ago
- Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically f…☆117Updated last year
- ☆33Updated 2 months ago
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆37Updated 5 months ago
- Virtual Platform for NVDLA☆139Updated 6 years ago
- A repository that compliments gpgpu-sim, providing automated regression scripts, simulation launching utilities and the code + arguments …☆64Updated 4 years ago
- Intel® GPU Compute Samples☆97Updated this week
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆103Updated 4 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- ☆55Updated last year
- TransferBench is a utility capable of benchmarking simultaneous copies between user-specified devices (CPUs/GPUs)☆36Updated this week
- ☆31Updated last year
- ☆54Updated this week
- oneAPI Level Zero Conformance & Performance test content☆47Updated this week
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆64Updated 2 months ago
- The multi-core cluster of a PULP system.☆56Updated last week
- oneAPI Technical Advisory Board (TAB) Meeting Notes☆72Updated 9 months ago
- ☆71Updated this week
- ROCm's Thunk Interface☆83Updated 2 weeks ago
- This is ROCgdb, the ROCm source-level debugger for Linux, based on GDB, the GNU source-level debugger.☆50Updated this week
- ☆24Updated 2 years ago
- ROCm - AMDGPU Compute Application Binary Interface☆40Updated 2 years ago
- Simple runtime for Pulp platforms☆36Updated last week
- ROCm Device Libraries☆98Updated 6 months ago
- SYCL Reference Manual☆26Updated 6 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆79Updated last month
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆30Updated last year
- EEMBC's Machine-Learning Inference Benchmark targeted at edge devices.☆46Updated 2 years ago
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆73Updated last week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated last month