intel / fpga-runtime-for-opencl
Intel® FPGA Runtime for OpenCL™ Software Technology
☆33Updated last month
Alternatives and similar repositories for fpga-runtime-for-opencl:
Users that are interested in fpga-runtime-for-opencl are comparing it to the libraries listed below
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆116Updated 4 months ago
- ☆55Updated 2 years ago
- Get started using Intel® FPGA tools on the Devcloud with tutorials, workshops, advanced courses, and sample projects built specifically f…☆119Updated last year
- ☆33Updated 6 months ago
- ☆83Updated this week
- a clone of POCL that includes RISC-V newlib devices support and Vortex☆40Updated last week
- Tools for parsing, assembling, and disassembling HSAIL.☆71Updated 4 years ago
- NVDLA modifications for GreenSocs models/simple_cpu (https://git.greensocs.com/models/simple_cpu)☆18Updated 6 years ago
- SYCL Reference Manual☆27Updated 11 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- ☆56Updated last week
- RISC-V GPGPU☆34Updated 5 years ago
- ☆82Updated last week
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated last year
- oneAPI Data Parallel C++ (DPC++) language reference☆26Updated 2 years ago
- GPTPU for SC 2021☆51Updated 2 years ago
- ☆16Updated 5 years ago
- TransferBench is a utility capable of benchmarking simultaneous copies between user-specified devices (CPUs/GPUs)☆40Updated last week
- ☆45Updated this week
- The HSA-Runtime☆48Updated last year
- AMD’s C++ library for accelerating tensor primitives☆39Updated this week
- ☆33Updated 8 months ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆37Updated 3 years ago
- Intel® GPU Compute Samples☆105Updated last week
- ☆19Updated 6 years ago
- ☆22Updated 2 years ago
- ☆61Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- The A2O core was a follow-on to A2I, written in Verilog, and supported a lower thread count than A2I, but higher performance per thread, …☆46Updated 10 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago