☆13Oct 11, 2023Updated 3 years ago
Alternatives and similar repositories for rv-with-xocc
Users that are interested in rv-with-xocc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- vector accelerating unit☆37Dec 1, 2020Updated 5 years ago
- ☆14Oct 27, 2026Updated last week
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆34Aug 28, 2023Updated 3 years ago
- Repository to hold fabscalar project and simulations☆13Mar 17, 2015Updated 11 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Oct 24, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- Verilog PreProcessor.☆12Nov 9, 2015Updated 10 years ago
- RISC-V SIMD Superscalar Dual-Issue Processor☆31Apr 24, 2025Updated last year
- Tensor computing core☆15Jul 8, 2026Updated 3 months ago
- npu☆13Sep 5, 2018Updated 8 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Reconfigurable Binary Engine☆18Mar 23, 2021Updated 5 years ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆26Mar 25, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated 2 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- An open-source hybrid Mesh–Crossbar NoC for scalable, low-latency shared-L1-memory clusters with thousands of cores.☆44Updated this week
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆21Dec 1, 2023Updated 2 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 4 years ago
- ☆38Oct 5, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- yolov5-darknet support yaml && cfg☆13Mar 26, 2023Updated 3 years ago
- Dual-Core Out-of-Order MIPS CPU Design☆26May 8, 2025Updated last year
- AXI4 with a FIFO integrated with VIP☆25Feb 29, 2024Updated 2 years ago
- Secure and Fast FPGA-based Hardware Scheduler for Accelerating Task Scheduling in Multi-core Systems☆13Apr 25, 2023Updated 3 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 10 years ago
- ☆39Oct 22, 2026Updated last week
- A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs.☆15Jan 14, 2022Updated 4 years ago
- FOR FRESHMAN IN NUDT CORE LAB RESEARCH AND CODING TOOLS☆10Jun 19, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- General Purpose AXI Direct Memory Access☆83May 12, 2024Updated 2 years ago
- ☆16Apr 21, 2019Updated 7 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆39May 4, 2024Updated 2 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- Implementing a LeNet-5 network to achieve hand-written digital's recognition with pure verilog.☆11Dec 9, 2024Updated last year
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 7 years ago