balanx / vbppLinks
Verilog PreProcessor.
☆10Updated 9 years ago
Alternatives and similar repositories for vbpp
Users that are interested in vbpp are comparing it to the libraries listed below
Sorting:
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 6 months ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- IP cores for the FPGA Libre project☆12Updated 7 years ago
- Accelerating a Classic 3D Video Game (The DOOM) on Heterogeneous Reconfigurable MPSoCs☆17Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- USB 1.1 Device IP Core☆21Updated 7 years ago
- SPI core☆15Updated 5 years ago
- Educational 16-bit MIPS Processor☆17Updated 6 years ago
- Here is a bunch of util IPs☆10Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A pipelined brainfuck softcore in Verilog☆19Updated 10 years ago
- PulseRain FP51-1T MCU core☆9Updated 7 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Wishbone <-> AXI converters☆14Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- Digital Circuit rendering engine☆39Updated last year
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆63Updated 7 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 6 months ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- CMod-S6 SoC☆42Updated 7 years ago
- ☆10Updated 5 years ago
- Collection of test cases for Yosys☆18Updated 3 years ago
- GDB Server for interacting with RISC-V models, boards and FPGAs☆20Updated 5 years ago