☆44Oct 25, 2026Updated this week
Alternatives and similar repositories for theryx
Users that are interested in theryx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 2 months ago
- SSH on a RP micro-controller.☆14Oct 16, 2026Updated last week
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆30Apr 6, 2026Updated 6 months ago
- 64-bit RISC-V (RV64GC) core that boots Linux on an Arty A7 FPGA. Designed entirely by Claude Code: the specifications, RTL, verification …☆101Oct 20, 2026Updated last week
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆22Jul 7, 2026Updated 3 months ago
- A tool for analysing the source-level static connectivity of a SystemVerilog design☆29Oct 7, 2026Updated 2 weeks ago
- Yosys plugin for logic locking and supply-chain security☆25Apr 5, 2025Updated last year
- Experimental GPU-accelerated projects and benchmarks using CUDA and OpenCL.☆12Apr 24, 2026Updated 6 months ago
- basic USB steering wheel controller with force feedback for ESP32-S2 (C++/Arduino)☆15Feb 24, 2025Updated last year
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- ☆10Feb 21, 2023Updated 3 years ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆90Oct 21, 2026Updated last week
- RTL implementation of a ray-tracing GPU☆17Dec 18, 2012Updated 13 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SPI-Programmable 4-Lane int8 SIMT GPU ASIC with hardware branch divergence and custom 16-bit ISA on the SKY130 PDK, TTSKY26c Tiny Tapeout…☆29Sep 7, 2026Updated last month
- Open-source compiler that hardwires LLM weights into mask-programmed compute-in-ROM silicon on open PDKs☆48Updated this week
- Examples discussed in the book: "Advanced FPGA design: Architecture, Implementation, and Optimization" by Steve Kilts, in System Verilog.☆15Feb 12, 2024Updated 2 years ago
- OHWR's website☆16Updated this week
- ☆11Nov 17, 2025Updated 11 months ago
- Hardware Acceleration☆17Oct 20, 2026Updated last week
- ☆16Apr 17, 2022Updated 4 years ago
- A hardware verification framework in Rust, inspired by the UVM.☆14Updated this week
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Oct 13, 2026Updated 2 weeks ago
- World's first hazard checker for NVIDIA Blackwell (sm_120), with an assembler and scheduler matched against their own compiler byte for b…☆12Oct 1, 2026Updated 3 weeks ago
- An agentic AI trading desk for equities and FX. Specialist agents (technical, fundamentals or macro-rates, news, sentiment, alpha) write …☆17Sep 30, 2026Updated 3 weeks ago
- ☆13Aug 17, 2026Updated 2 months ago
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated 3 weeks ago
- RTL-to-GDS: syn -> sta -> pnr -> gds☆15Sep 1, 2026Updated last month
- Dyno-IR Monorepo. High-Performance Compiler Framework for HW Synthesis & Beyond.☆17Updated this week
- Neural-Ordinary-Differential-Equations 🌟 Star if you like it! 🌟☆11Jun 22, 2026Updated 4 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆27Updated this week
- AI-native IC design plugin with MCP-EDA — from natural-language intent to verified silicon.☆28Updated this week
- A statically typed Lisp for configuration and data, written in Rust.☆13Sep 29, 2026Updated 3 weeks ago
- Apheleia Verification Library. A Python based HDL verification library sitting on top of cocotb☆61Sep 19, 2026Updated last month
- Soft-logic designs and HAL libraries for various subsystems found in Oxide hardware.☆24Updated this week
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago