nvc + xsim = encrypted IP and, quite possibly, eternal glory
☆24Oct 27, 2026Updated this week
Alternatives and similar repositories for nvcx
Users that are interested in nvcx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 3 weeks ago
- An abstract language model of VHDL written in Python.☆66Oct 26, 2026Updated last week
- ☆33Jul 15, 2026Updated 3 months ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆88Oct 21, 2026Updated last week
- LiteX based White Rabbit PCIe NIC developped for Warsaw University of Technology.☆27Oct 8, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A tube guitar amplifier power supply VHDL project☆17Nov 14, 2024Updated last year
- ☆31Aug 24, 2026Updated 2 months ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated 2 weeks ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆91Oct 21, 2026Updated last week
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 3 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated this week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆126Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 9 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- ☆25Aug 9, 2026Updated 2 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 6 years ago
- Example of Test Driven Design with VUnit☆16Nov 22, 2021Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆80Jul 14, 2026Updated 3 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An implementation of the CCSDS 123.0-B-1 standard for FPGA with parallel capabilities.☆13Jun 1, 2020Updated 6 years ago
- A simple makefile for C and C++ projects.☆11Mar 21, 2015Updated 11 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆136Updated this week
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆28Aug 10, 2026Updated 2 months ago
- ☆20May 5, 2020Updated 6 years ago
- An open-source HDL register code generator fast enough to run in real time.☆92Oct 19, 2026Updated 2 weeks ago
- JPEG-LS lossless encoder for FPGA. Verified. 280MHz at 12 bit-depth on UltraScale+☆15Oct 20, 2026Updated 2 weeks ago
- OHWR's website☆16Oct 26, 2026Updated last week
- ☆16Apr 17, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL implementation of CCSDS123 compression standard☆13Mar 30, 2019Updated 7 years ago
- ☆16Apr 27, 2025Updated last year
- Streaming FPGA/ASIC code generator for Google Protocol Buffers.☆19Jan 29, 2021Updated 5 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆21Jul 28, 2025Updated last year
- Flexible VHDL library☆200Jun 28, 2023Updated 3 years ago
- A repository of SLEIGH support for rare processor ISAs☆19Updated this week
- A fast Markdown LSP for note-taking☆17Oct 2, 2026Updated last month