☆25Aug 9, 2026Updated 2 months ago
Alternatives and similar repositories for power-estimation-VCD-SKY130
Users that are interested in power-estimation-VCD-SKY130 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A PCIe RTL implementation☆26Aug 16, 2026Updated 2 months ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆40Jul 30, 2026Updated 2 months ago
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆108Updated this week
- A fast, open-source DRC (Design Rule Check) engine for GDSII layouts.☆61Oct 16, 2026Updated last week
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆18Oct 14, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NEORV32 RISC-V SoC running Zephyr RTOS on FPGA bare metal - with an extensible accelerator pipeline architecture, including an DMA-enable…☆18Aug 16, 2026Updated 2 months ago
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- Free, open-source EDA platform for VHDL and Verilog. HDL editor, circuit canvas, RTL viewer, waveform viewer, and FPGA toolchain in one…☆176Aug 20, 2026Updated 2 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆80Feb 12, 2026Updated 8 months ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆20Jul 4, 2026Updated 3 months ago
- RISC-V SoC — Complete RTL-to-GDSII Flow (SKY130 130nm) | 34 Hardened Modules | 107K+ Gates☆26May 17, 2026Updated 5 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 2 months ago
- Model Context Protocol (MCP) server for OpenROAD☆30Updated this week
- Analog HDL Design Full-stack Agents☆22Jun 8, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆52Jul 11, 2025Updated last year
- Circuit design assets, SPICE fixtures, and an auditable Agent workflow☆106Updated this week
- Simple UVM environment for experimenting with Verilator.☆56Sep 9, 2026Updated last month
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆28Aug 12, 2026Updated 2 months ago
- Open source ISS and logic RISC-V 32 bit project☆64Sep 1, 2026Updated last month
- Data Science Foundations: Python Scientific Stack☆11Jun 2, 2022Updated 4 years ago
- CVA6 softcore contest☆24Jul 8, 2026Updated 3 months ago
- ☆64Sep 4, 2026Updated last month
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆150Oct 1, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Digital logic benchmark suite☆93Sep 28, 2026Updated 3 weeks ago
- OpenLayout: an open-source custom IC design environment (KLayout, xschem, ngspice, FasterCap). ASAP7 today, support for more PDKs coming.☆19Oct 13, 2026Updated last week
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆67Nov 7, 2024Updated last year
- Converting systemverilog to verilog.☆10Feb 15, 2018Updated 8 years ago
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- A novel Design-for-Test flow using LibreLane☆50May 9, 2026Updated 5 months ago
- This is a repository for the LinkedIn Learning course GitHub Essential Training: The Basics☆13Aug 1, 2023Updated 3 years ago
- ☆10Jun 26, 2025Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆13Jul 14, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆11Jul 9, 2025Updated last year
- ☆42May 22, 2026Updated 5 months ago
- Software side of an LLM running inside a DRAM chip via charge-sharing PIM (BitNet b1.58 on DRAM-Bender silicon).☆22Aug 17, 2026Updated 2 months ago
- The bun toolkit, packaged for Python 🍞 + 🐍 = 🚀☆14Nov 6, 2025Updated 11 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- Flip flop setup, hold & metastability explorer tool☆52Jul 12, 2026Updated 3 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated 2 years ago