Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for setting up the interfaces and writing tasks for various operations. Performed randomized, Constrained, and directed test cases to validate our DUT.
☆11Mar 4, 2020Updated 6 years ago
Alternatives and similar repositories for Design-and-Verification-of-DDR3-SDRAM-memory-controller
Users that are interested in Design-and-Verification-of-DDR3-SDRAM-memory-controller are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- UVM testbench for verifying the Pulpino SoC☆14Mar 23, 2020Updated 6 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 10 years ago
- uvm_axi is a uvm package for modeling and verifying AXI protocol☆22Feb 7, 2025Updated last year
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Maven Silicon Project☆20Oct 13, 2018Updated 8 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆14Nov 9, 2015Updated 11 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆33Jun 1, 2022Updated 4 years ago
- ☆12May 31, 2016Updated 10 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface☆15Dec 8, 2020Updated 5 years ago
- Verification IP for I2C protocol☆54Sep 22, 2021Updated 5 years ago
- Verification IP for UART protocol☆26Aug 3, 2020Updated 6 years ago
- ☆31May 11, 2021Updated 5 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the…☆26Dec 9, 2015Updated 10 years ago
- ☆17Nov 11, 2015Updated 11 years ago
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- ☆13Apr 1, 2017Updated 9 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- a very simple risc_cpu verification demo with uvm☆28Apr 28, 2019Updated 7 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- System on Chip verified with UVM/OSVVM/FV☆37Updated this week
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Automatic Test Pattern Generation using PODEM algorithm☆16May 12, 2014Updated 12 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆37Mar 23, 2024Updated 2 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆50Jun 19, 2020Updated 6 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆56Mar 3, 2024Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆39Updated this week
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 6 years ago
- UVM Testbench for a SRAM☆14Dec 18, 2020Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆94Mar 21, 2024Updated 2 years ago
- A Python based netlist parser, including Verilog and SPICE☆10Jul 24, 2015Updated 11 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- 路科验证V0实验，完成一个router设计的验证工作☆11Jun 10, 2021Updated 5 years ago
- DDR3 function verification environment in UVM☆28Apr 1, 2018Updated 8 years ago
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆37Jul 17, 2025Updated last year
Are these results useful?