Alternatives and similar repositories for rules_vivado

Users that are interested in rules_vivado are comparing it to the libraries listed below

• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆149Updated 3 weeks ago
• Lightelligence / rules_verilog
  Bazel build rules for compiling Verilog
  ☆21Updated last year
• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated last year
• bazelembedded / bazel-embedded
  Tools for embedded/bare-metal development using bazel
  ☆112Updated last year
• antmicro / coverview
  Coverview
  ☆22Updated last week
• antmicro / zynq-mkbootimage
  An open source replacement of the Xilinx bootgen application.
  ☆113Updated last year
• rickwebiii / bazel_fpga_rules
  Rules for performing tasks related to FPGA development in Bazel.
  ☆12Updated 4 years ago
• bavovanachte / sphinx-wavedrom
  A sphinx extension that allows including wavedrom diagrams by using its text-based representation
  ☆38Updated last year
• pieter3d / simview
  ☆88Updated 2 months ago
• z4yx / petalinux-docker
  Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)
  ☆121Updated 3 years ago
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆81Updated 3 years ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆58Updated 3 weeks ago
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆103Updated last year
• lucaceresoli / zynqmp-pmufw-builder
  A simple script to build a PMU firmware for Xilinx ZynqMP
  ☆36Updated 6 months ago
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆150Updated last week
• antmicro / warp-pipe
  ☆16Updated last year
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆337Updated this week
• TripRichert / viv-prj-gen
  tcl scripts used to build or generate vivado projects automatically
  ☆34Updated 2 years ago
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆108Updated last year
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆168Updated this week
• wifasoi / WaveDromTikZ
  An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.
  ☆44Updated 4 years ago
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆127Updated last year
• Xilinx / meta-xilinx-tools
  Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.
  ☆65Updated 3 weeks ago
• hdl / containers
  Building and deploying container images for open source electronic design automation (EDA)
  ☆115Updated last year
• Toroid-io / vcd2wavedrom
  Python script to transform a VCD file to wavedrom format
  ☆82Updated 3 years ago
• filmil / vivado-docker
  Docker installation of Vivado tooling
  ☆32Updated 3 months ago
• Xilinx / yocto-manifests
  Repo Manifests for the Yocto Project Build System
  ☆38Updated 3 weeks ago
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆79Updated last year
• ARM-software / tarmac-trace-utilities
  Tools for analyzing and browsing Tarmac instruction traces.
  ☆79Updated last month