Alternatives and similar repositories for rules_vivado

Users that are interested in rules_vivado are comparing it to the libraries listed below

• hdl / bazel_rules_hdl
  Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…
  ☆138Updated last week
• Lightelligence / rules_verilog
  Bazel build rules for compiling Verilog
  ☆21Updated last year
• kkiningh / rules_verilator
  Bazel build rules for Verilator
  ☆24Updated last year
• bazelembedded / bazel-embedded
  Tools for embedded/bare-metal development using bazel
  ☆110Updated last year
• antmicro / coverview
  Coverview
  ☆17Updated last week
• hzeller / bant
  Bazel/Build Analysis and Navigation Tool
  ☆25Updated this week
• pieter3d / simview
  ☆85Updated this week
• bavovanachte / sphinx-wavedrom
  A sphinx extension that allows including wavedrom diagrams by using its text-based representation
  ☆37Updated last year
• hexdae / toolchains_arm_gnu
  ARM embedded toolchains for Bazel
  ☆137Updated 3 weeks ago
• antmicro / zynq-mkbootimage
  An open source replacement of the Xilinx bootgen application.
  ☆112Updated last year
• chipsalliance / fpga-tool-perf
  FPGA tool performance profiling
  ☆102Updated last year
• filmil / vivado-docker
  Docker installation of Vivado tooling
  ☆25Updated last month
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆57Updated 3 weeks ago
• z4yx / petalinux-docker
  Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)
  ☆121Updated 3 years ago
• f4pga / prjuray
  Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.
  ☆80Updated 3 years ago
• rickwebiii / bazel_fpga_rules
  Rules for performing tasks related to FPGA development in Bazel.
  ☆11Updated 4 years ago
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆107Updated last year
• antmicro / warp-pipe
  ☆16Updated last year
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆61Updated last year
• SanDisk-Open-Source / pyvcd
  Python package for writing Value Change Dump (VCD) files.
  ☆124Updated 11 months ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated 11 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆324Updated this week
• slaclab / rogue
  SLAC Python Based Hardware Abstraction & Data Acquisition System
  ☆46Updated this week
• intel / multi_power_sequencer
  Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, s…
  ☆19Updated 5 months ago
• cpc / openasip
  Open Application-Specific Instruction Set processor tools (OpenASIP)
  ☆165Updated 3 weeks ago
• yne / vcd
  VCD file (Value Change Dump) command line viewer
  ☆120Updated 2 years ago
• wavedrom / vcdrom
  VCD viewer
  ☆97Updated last month
• FPGA-House-AG / BrightAI-Blackwire
  BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard
  ☆48Updated 2 years ago
• antmicro / verilator-verification
  Test dashboard for verification features in Verilator
  ☆27Updated this week
• missinglinkelectronics / fpga-vbs
  Vivado build system
  ☆69Updated 9 months ago