agoessling / rules_vivado
Bazel rules for Xilinx Vivado
☆18Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for rules_vivado
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆116Updated this week
- Bazel build rules for compiling Verilog☆21Updated 8 months ago
- Bazel build rules for Verilator☆24Updated 7 months ago
- ☆76Updated 8 months ago
- Vivado build system☆66Updated last week
- Vivado build system☆70Updated last month
- A SystemVerilog source file pickler.☆51Updated 3 weeks ago
- A simple script to build a PMU firmware for Xilinx ZynqMP☆31Updated 4 months ago
- FPGA tool performance profiling☆101Updated 8 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆45Updated this week
- VHDL formatter web online written in typescript☆52Updated last year
- A JSON library implemented in VHDL.☆76Updated 2 years ago
- An open source replacement of the Xilinx bootgen application.☆98Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆201Updated last month
- ☆51Updated 2 years ago
- Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)☆114Updated 2 years ago
- Scripts to build and use docker images including GHDL☆40Updated 5 months ago
- FOS - FPGA Operating System☆62Updated 4 years ago
- A command-line tool for displaying vcd waveforms.☆46Updated 8 months ago
- CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target☆20Updated last year
- Generate address space documentation HTML from compiled SystemRDL input☆47Updated 2 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆63Updated 2 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆78Updated last month
- FuseSoC standard core library☆114Updated 3 weeks ago
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆92Updated 2 years ago
- ☆30Updated last year
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆52Updated 3 months ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆35Updated 2 months ago
- Control and status register code generator toolchain☆101Updated 2 months ago
- OSVVM Documentation☆30Updated 3 weeks ago