agoessling / rules_vivadoLinks
Bazel rules for Xilinx Vivado
☆19Updated 2 years ago
Alternatives and similar repositories for rules_vivado
Users that are interested in rules_vivado are comparing it to the libraries listed below
Sorting:
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆137Updated this week
- Bazel build rules for compiling Verilog☆21Updated last year
- Bazel build rules for Verilator☆24Updated last year
- Coverview☆13Updated 3 weeks ago
- Tools for embedded/bare-metal development using bazel☆110Updated last year
- An open source replacement of the Xilinx bootgen application.☆111Updated last year
- Bazel/Build Analysis and Navigation Tool☆22Updated this week
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆80Updated 3 years ago
- Dockerfile to build docker images with Petalinux (Tested on version 2018.3~2021.1)☆121Updated 3 years ago
- ☆79Updated last year
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆37Updated 11 months ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 10 months ago
- Yocto Project layer enables AMD Xilinx tools related metadata for MicroBlaze, Zynq, ZynqMP and Versal devices.☆65Updated 3 weeks ago
- Collection of Yocto Project layers to enable AMD Xilinx products☆165Updated 2 weeks ago
- Python package for writing Value Change Dump (VCD) files.☆122Updated 9 months ago
- Generate address space documentation HTML from compiled SystemRDL input☆56Updated 2 months ago
- A tool for converting text log files to the VCD format.☆30Updated 4 years ago
- FPGA tool performance profiling☆102Updated last year
- ARM embedded toolchains for Bazel☆131Updated last week
- meta-petalinux distro layer supporting Xilinx Tools☆95Updated 2 months ago
- CMake template for Verilog and VHDL project and Altera/Xilinx FPGA target☆24Updated 3 months ago
- Streaming based VHDL parser.☆84Updated last year
- Repo Manifests for the Yocto Project Build System☆33Updated 2 weeks ago
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- How to set up Xilinx Vivado for source control☆106Updated 11 months ago
- FuseSoC standard core library☆146Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆98Updated 2 years ago
- ☆16Updated 11 months ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆61Updated 2 months ago
- A SystemVerilog source file pickler.☆59Updated 10 months ago