acjf3 / l3mipsLinks
L3 based MIPS specification and emulator
☆15Updated 3 years ago
Alternatives and similar repositories for l3mips
Users that are interested in l3mips are comparing it to the libraries listed below
Sorting:
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- RISC-V instruction set CPUs in HardCaml☆15Updated 8 years ago
- RISC-V BSV Specification☆20Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- A time-predictable processor for mixed-criticality systems☆58Updated 6 months ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Updated 8 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- firrtlator is a FIRRTL C++ library☆21Updated 8 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆13Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆55Updated 5 years ago
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Multi-threaded 32-bit embedded core family.☆24Updated 12 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆28Updated 3 weeks ago
- Reference Hardware Implementations of Bit Extract/Deposit Instructions☆24Updated 7 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Useful utilities for BAR projects☆31Updated last year
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- RISC-V port to Parallella Board☆12Updated 8 years ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Updated 4 years ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- Memory consistency modelling using Alloy☆29Updated 4 years ago
- RISC-V Frontend Server☆63Updated 6 years ago
- ☆19Updated 10 years ago
- RISC-V port of LLVM Linker☆24Updated 6 years ago