machdyne / noirLinks
Noir Computer
☆16Updated 2 years ago
Alternatives and similar repositories for noir
Users that are interested in noir are comparing it to the libraries listed below
Sorting:
- IP submodules, formatted for easier CI integration☆30Updated 2 months ago
- Betrusted embedded controller (UP5K)☆48Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 11 months ago
- ☆25Updated 7 years ago
- Verilog design examples for use with the Signaloid C0-microSD☆54Updated last month
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆43Updated last year
- Slides and documentation from talks/demos/meetups☆49Updated 5 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- Galaksija computer for FPGA☆16Updated 5 months ago
- Zucker SOC☆15Updated 6 months ago
- Hot Reconfiguration Technology demo☆41Updated 3 years ago
- understanding the tinyfpga bootloader☆25Updated 7 years ago
- nMigen examples for the ULX3S board☆16Updated 5 years ago
- ECPDAP allows you to program ECP5 FPGAs and attached SPI flash using CMSIS-DAP probes in JTAG mode.☆70Updated 2 years ago
- ☆55Updated 3 years ago
- Icestudio collection for standard Input-Output in different devices☆15Updated last year
- Verilog implementation of the 32-bit version of the Blake2 hash function☆21Updated 8 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆19Updated 2 years ago
- A collection of tools for developing for Fomu☆85Updated 3 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 7 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30Updated 5 years ago
- An FPGA reverse engineering and documentation project☆61Updated this week
- Betrusted main SoC design☆150Updated 4 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17Updated 5 years ago
- Exploring gate level simulation☆59Updated 7 months ago