reactive-systems / icedude
A programming tool for the iCE40 FPGA evaluation boards.
☆13Updated 9 months ago
Alternatives and similar repositories for icedude:
Users that are interested in icedude are comparing it to the libraries listed below
- Python script for programming the iCEBlink40 development board under linux☆32Updated 6 years ago
- ☆59Updated last year
- Ultimate ECP5 development board☆104Updated 5 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆13Updated 8 years ago
- Arty FPGA board starter project☆11Updated 2 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆52Updated 9 years ago
- Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.☆18Updated 7 years ago
- STM32F429 SDRAM demo code. Finally go this working on my DISCO board, and its cool to have 8MB of ram on a Cortex M4☆11Updated 10 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆25Updated 2 years ago
- A collection of reusable Clash designs/examples☆49Updated last year
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated last month
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Updated 5 years ago
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- Bare metal core dump☆11Updated 6 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- On going experiments with Clash☆22Updated 9 years ago
- Haskell library for hardware description☆102Updated 4 months ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆69Updated 4 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21Updated 4 years ago
- ☆25Updated 6 years ago
- Prepared CentOS6 in Docker to run Xilinx ISE 14.7☆39Updated 2 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- FPGA USB stack written in LiteX☆126Updated 2 years ago
- A VHDL frontend for Yosys☆102Updated 8 years ago
- Toolchain for the 8-bit TTL-CPU - http://digitarworld.uw.hu/ttlcpu.html☆33Updated 6 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- A Clash playground/starter kit, using Nix☆35Updated 6 years ago
- Documenting Lattice's 28nm FPGA parts☆142Updated last year
- ☆64Updated last year