reactive-systems / icedudeLinks
A programming tool for the iCE40 FPGA evaluation boards.
☆13Updated last year
Alternatives and similar repositories for icedude
Users that are interested in icedude are comparing it to the libraries listed below
Sorting:
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 11 months ago
- The Antikernel operating system project☆120Updated 5 years ago
- Python script for programming the iCEBlink40 development board under linux☆34Updated 7 years ago
- 妖刀夢渡☆63Updated 6 years ago
- ☆61Updated 2 years ago
- STM32F429 SDRAM demo code. Finally go this working on my DISCO board, and its cool to have 8MB of ram on a Cortex M4☆11Updated 11 years ago
- Ultimate ECP5 development board☆116Updated 6 years ago
- Open FPGA tools☆260Updated 5 years ago
- ☆25Updated 7 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Haskell library for hardware description☆106Updated 5 months ago
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21Updated 5 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆28Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- Documenting Lattice's 28nm FPGA parts☆148Updated 2 weeks ago
- FPGA USB stack written in LiteX☆132Updated 3 years ago
- ☆27Updated 4 years ago
- A collection of reusable Clash designs/examples☆53Updated 2 years ago
- public domain tools for FPGAs☆332Updated 9 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆53Updated 10 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 5 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆14Updated 9 years ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- Bare metal core dump☆11Updated 6 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17Updated 5 years ago
- Moxie-compatible core repository☆47Updated 5 months ago
- chipy hdl☆17Updated 7 years ago
- Eye candy from an iCEBreaker FPGA and a 64×64 LED panel☆41Updated 6 years ago
- A Verilog parser for Haskell.☆36Updated 4 years ago