reactive-systems / icedudeLinks
A programming tool for the iCE40 FPGA evaluation boards.
☆13Updated last year
Alternatives and similar repositories for icedude
Users that are interested in icedude are comparing it to the libraries listed below
Sorting:
- Python script for programming the iCEBlink40 development board under linux☆32Updated 7 years ago
- ☆61Updated last year
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 4 months ago
- 妖刀夢渡☆59Updated 6 years ago
- STM32F429 SDRAM demo code. Finally go this working on my DISCO board, and its cool to have 8MB of ram on a Cortex M4☆11Updated 10 years ago
- RISC-V XBitmanip Extension☆26Updated 6 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- Haskell library for hardware description☆104Updated last month
- The Antikernel operating system project☆121Updated 5 years ago
- A 32-bit RISC-V processor for mriscv project☆58Updated 8 years ago
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21Updated 5 years ago
- Deploying Haskell to Lattice iCE40 using fully open source toolchain☆13Updated 9 years ago
- A collection of reusable Clash designs/examples☆52Updated last year
- public domain tools for FPGAs☆328Updated 8 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆52Updated 9 years ago
- A VHDL frontend for Yosys☆103Updated 8 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Intel 8080 CPU core: software emulator and CLaSH hardware description☆27Updated 2 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- ☆25Updated 6 years ago
- Open FPGA tools☆259Updated 5 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- ☆21Updated 9 years ago
- chipy hdl☆17Updated 7 years ago
- A Verilog parser for Haskell.☆35Updated 4 years ago
- An executable specification of the RISCV ISA in L3.☆42Updated 6 years ago
- FPGA USB stack written in LiteX☆127Updated 3 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Updated 5 years ago