Alternatives and similar repositories for icedude

Users that are interested in icedude are comparing it to the libraries listed below

• davidcarne / iceBurn
  Python script for programming the iCEBlink40 development board under linux
  ☆33Updated 7 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆105Updated 4 months ago
• knielsen / ice40_viewer
  ☆61Updated 2 years ago
• ChuckM / stm32-sdram
  STM32F429 SDRAM demo code. Finally go this working on my DISCO board, and its cool to have 8MB of ram on a Cortex M4
  ☆11Updated 10 years ago
• gergoerdi / clash-intel8080
  Intel 8080 CPU core: software emulator and CLaSH hardware description
  ☆28Updated 3 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆63Updated 6 years ago
• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Updated 10 months ago
• gatecat / TrellisBoard
  Ultimate ECP5 development board
  ☆114Updated 6 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• lambdaconcept / litesdcard
  ☆25Updated 7 years ago
• myriadrf / Novena-RF
  A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform
  ☆53Updated 9 years ago
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆13Updated 9 years ago
• cr1901 / spi_tb
  CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
  ☆21Updated 5 years ago
• thoughtpolice / yosys-bluespec
  Yosys plugin for synthesis of Bluespec code
  ☆15Updated 4 years ago
• benpye / nix-fpga-tools
  ☆27Updated 3 years ago
• mmicko / cross-fpga
  Cross compile FPGA tools
  ☆21Updated 4 years ago
• adamwalker / starty
  Arty FPGA board starter project
  ☆12Updated 3 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆22Updated 6 years ago
• m-labs / nmigen-stdio
  Industry standard I/O for nMigen
  ☆12Updated 5 years ago
• gtjennings1 / UPDuino_v2_0
  UPDuino v2.0 - PCB Design Files, Designs, Documentation
  ☆74Updated 6 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated 11 months ago
• polygonhell / Clash6502
  On going experiments with Clash
  ☆22Updated 10 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆119Updated 5 years ago
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆53Updated last year
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆36Updated 4 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• litex-hub / litehyperbus
  Small footprint and configurable HyperBus core
  ☆13Updated 3 years ago
• cliffordwolf / xbitmanip
  RISC-V XBitmanip Extension
  ☆25Updated 6 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 7 years ago
• m-labs / microscope
  Finding the bacteria in rotting FPGA designs.
  ☆14Updated 5 years ago