Alternatives and similar repositories for icedude:

Users that are interested in icedude are comparing it to the libraries listed below

• davidcarne / iceBurn
  Python script for programming the iCEBlink40 development board under linux
  ☆32Updated 6 years ago
• knielsen / ice40_viewer
  ☆59Updated last year
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 3 years ago
• m-labs / nmigen-stdio
  Industry standard I/O for nMigen
  ☆12Updated 5 years ago
• gergoerdi / clash-intel8080
  Intel 8080 CPU core: software emulator and CLaSH hardware description
  ☆27Updated 2 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆48Updated 8 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 6 years ago
• gtjennings1 / UPDuino_v2_0
  UPDuino v2.0 - PCB Design Files, Designs, Documentation
  ☆74Updated 5 years ago
• gatecat / TrellisBoard
  Ultimate ECP5 development board
  ☆105Updated 5 years ago
• mystorm-org / BlackIce-II
  Software, Firmware and documentation for the myStorm BlackIce-II board
  ☆69Updated 4 years ago
• igor-m / UPduino-Mecrisp-Ice-15kB
  Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.
  ☆18Updated 7 years ago
• haojunliu / OpenFPGA
  OpenFPGA
  ☆33Updated 7 years ago
• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Updated 2 months ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆102Updated 8 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆102Updated 5 months ago
• lambdaconcept / litesdcard
  ☆25Updated 6 years ago
• mcmayer / iCE40
  Lattice iCE40 FPGA experiments - Work in progress
  ☆105Updated 3 years ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆112Updated 3 years ago
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆50Updated last year
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• polygonhell / Clash6502
  On going experiments with Clash
  ☆22Updated 9 years ago
• binary-logic / vj-uart
  Virtual JTAG UART for Altera Devices
  ☆46Updated 10 years ago
• litex-hub / litehyperbus
  Small footprint and configurable HyperBus core
  ☆11Updated 2 years ago
• f4pga / prjxray-db
  Project X-Ray Database: XC7 Series
  ☆68Updated 3 years ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆112Updated 3 weeks ago
• SteffenReith / J1Sc
  A reimplementation of a tiny stack CPU
  ☆82Updated last year
• adamwalker / starty
  Arty FPGA board starter project
  ☆11Updated 2 years ago
• benpye / nix-fpga-tools
  ☆23Updated 3 years ago
• combinatorylogic / soc
  An experimental System-on-Chip with a custom compiler toolchain.
  ☆60Updated 5 years ago