Alternatives and similar repositories for icedude

Users that are interested in icedude are comparing it to the libraries listed below

• davidcarne / iceBurn
  Python script for programming the iCEBlink40 development board under linux
  ☆32Updated 7 years ago
• knielsen / ice40_viewer
  ☆61Updated last year
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• lambdaconcept / litesdcard
  ☆25Updated 6 years ago
• myriadrf / Novena-RF
  A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform
  ☆53Updated 9 years ago
• ChuckM / stm32-sdram
  STM32F429 SDRAM demo code. Finally go this working on my DISCO board, and its cool to have 8MB of ram on a Cortex M4
  ☆11Updated 10 years ago
• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Updated 5 months ago
• azonenberg / openfpga
  Open FPGA tools
  ☆259Updated 5 years ago
• gatecat / TrellisBoard
  Ultimate ECP5 development board
  ☆111Updated 6 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 6 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆104Updated last month
• azonenberg / antikernel
  The Antikernel operating system project
  ☆121Updated 5 years ago
• mcmayer / iCE40
  Lattice iCE40 FPGA experiments - Work in progress
  ☆105Updated 4 years ago
• gergoerdi / clash-intel8080
  Intel 8080 CPU core: software emulator and CLaSH hardware description
  ☆27Updated 2 years ago
• gtjennings1 / UPDuino_v2_0
  UPDuino v2.0 - PCB Design Files, Designs, Documentation
  ☆74Updated 5 years ago
• cr1901 / spi_tb
  CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
  ☆21Updated 5 years ago
• ArcaneNibble / project-chibi
  Altera MAX V bitstream documentation -- CLEANUP PENDING
  ☆19Updated 5 years ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆21Updated 6 years ago
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆329Updated 8 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆144Updated last year
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆13Updated 9 years ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆103Updated 8 years ago
• onchipuis / mriscvcore
  A 32-bit RISC-V processor for mriscv project
  ☆58Updated 8 years ago
• m-labs / nmigen-stdio
  Industry standard I/O for nMigen
  ☆12Updated 5 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Updated last year
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆37Updated last year
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 4 years ago
• im-tomu / valentyusb
  FPGA USB stack written in LiteX
  ☆129Updated 3 years ago
• m-labs / nmigen-boards
  Board and connector definition files for nMigen
  ☆30Updated 4 years ago