Alternatives and similar repositories for icedude

Users that are interested in icedude are comparing it to the libraries listed below

• davidcarne / iceBurn
  Python script for programming the iCEBlink40 development board under linux
  ☆33Updated 7 years ago
• knielsen / ice40_viewer
  ☆61Updated 2 years ago
• gatecat / TrellisBoard
  Ultimate ECP5 development board
  ☆115Updated 6 years ago
• ChuckM / stm32-sdram
  STM32F429 SDRAM demo code. Finally go this working on my DISCO board, and its cool to have 8MB of ram on a Cortex M4
  ☆11Updated 10 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆63Updated 6 years ago
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆51Updated 8 years ago
• azonenberg / openfpga
  Open FPGA tools
  ☆260Updated 5 years ago
• myriadrf / Novena-RF
  A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform
  ☆53Updated 9 years ago
• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆96Updated 11 months ago
• lambdaconcept / litesdcard
  ☆25Updated 7 years ago
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆332Updated 8 years ago
• mgajda / clash-yosys-demo
  Deploying Haskell to Lattice iCE40 using fully open source toolchain
  ☆14Updated 9 years ago
• ArcaneNibble / project-chibi
  Altera MAX V bitstream documentation -- CLEANUP PENDING
  ☆17Updated 5 years ago
• blarney-lang / blarney
  Haskell library for hardware description
  ☆106Updated 5 months ago
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆22Updated 6 years ago
• adamwalker / clash-utils
  A collection of reusable Clash designs/examples
  ☆53Updated last year
• gtjennings1 / UPDuino_v2_0
  UPDuino v2.0 - PCB Design Files, Designs, Documentation
  ☆74Updated 6 years ago
• gatecat / prjoxide
  Documenting Lattice's 28nm FPGA parts
  ☆148Updated 2 years ago
• im-tomu / valentyusb
  FPGA USB stack written in LiteX
  ☆132Updated 3 years ago
• gergoerdi / clash-intel8080
  Intel 8080 CPU core: software emulator and CLaSH hardware description
  ☆28Updated 3 years ago
• cr1901 / spi_tb
  CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys
  ☆21Updated 5 years ago
• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆50Updated last year
• enjoy-digital / colorlite
  Take control of your Colorlight FPGA board with LiteX/LiteEth :)
  ☆112Updated 2 years ago
• mcmayer / iCE40
  Lattice iCE40 FPGA experiments - Work in progress
  ☆106Updated 4 years ago
• kost / fujprog
  FPGA ULX2/3 JTAG programmer
  ☆41Updated 3 years ago
• cliffordwolf / icotools
  Tools and Examples for IcoBoard
  ☆80Updated 4 years ago
• azonenberg / antikernel
  The Antikernel operating system project
  ☆119Updated 5 years ago
• rogercollins / bare_core
  Bare metal core dump
  ☆11Updated 6 years ago
• gregdavill / ecpprog
  Programmer for the Lattice ECP5 series, making use of FTDI based adaptors
  ☆91Updated last year
• tomverbeure / panologic-g2
  Pano Logic G2 Reverse Engineering Project
  ☆146Updated 4 years ago