reactive-systems / icedude
A programming tool for the iCE40 FPGA evaluation boards.
☆13Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for icedude
- Python script for programming the iCEBlink40 development board under linux☆32Updated 6 years ago
- ☆58Updated last year
- 妖刀夢渡☆56Updated 5 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆93Updated 11 months ago
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- ☆23Updated 9 years ago
- Experiments with Yosys cxxrtl backend☆46Updated 10 months ago
- Yosys Plugins☆20Updated 5 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- ☆25Updated 6 years ago
- PicoRV☆43Updated 4 years ago
- STM32F429 SDRAM demo code. Finally go this working on my DISCO board, and its cool to have 8MB of ram on a Cortex M4☆11Updated 9 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- Ultimate ECP5 development board☆101Updated 5 years ago
- a simple C-to-Verilog compiler☆47Updated 7 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆82Updated last week
- CPOL=0, CPHA=0 SPI core for practicing formal verification with yosys☆21Updated 4 years ago
- OpenFPGA☆33Updated 6 years ago
- Industry standard I/O for nMigen☆13Updated 4 years ago
- A 300 MHz to 3800 MHz RF module for the Novena Open Hardware Computing Platform☆48Updated 8 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆68Updated 3 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆73Updated 5 years ago
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- Cross compile FPGA tools☆22Updated 3 years ago
- ☆63Updated last year