Alternatives and similar repositories for M3

Users that are interested in M3 are comparing it to the libraries listed below

• rivosinc / salus
  Risc-V hypervisor for TEE development
  ☆122Updated 3 months ago
• riscv-non-isa / riscv-ap-tee
  This repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the …
  ☆60Updated 4 months ago
• riscv-admin / iopmp
  Group administration repository for Tech: IOPMP Task Group
  ☆13Updated 8 months ago
• riscv / riscv-smmtt
  This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant secur…
  ☆60Updated this week
• hex-five / multizone-sdk
  MultiZone® Security TEE is the quick and safe way to add security and separation to any RISC-V processors. The RISC-V standard ISA doesn'…
  ☆86Updated last year
• riscv / virtual-memory
  ☆39Updated 4 years ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆45Updated last week
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆19Updated 3 weeks ago
• josecm / riscv-hyp-tests
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆40Updated last year
• riscv-non-isa / riscv-security-model
  RISC-V Security Model
  ☆32Updated this week
• riscv / riscv-spmp
  The repo contains the SPMP architectural specification, which includes capabilities like access control of read/write/execute requests by…
  ☆21Updated last month
• riscv-admin / trusted-computing
  ☆22Updated 2 years ago
• CTSRD-CHERI / TestRIG
  Testing processors with Random Instruction Generation
  ☆46Updated 3 weeks ago
• microsoft / cheriot-ibex
  cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core.
  ☆113Updated 3 weeks ago
• aakahlow / gem5Valid_Haswell
  ☆20Updated 5 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆64Updated 2 months ago
• riscvarchive / security
  RISC-V Security HC admin repo
  ☆18Updated 8 months ago
• rvkrypto / rvkrypto-fips
  [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension
  ☆27Updated last year
• openhwgroup / cv32e40x-dv
  CV32E40X Design-Verification environment
  ☆13Updated last year
• Penglai-Enclave / Penglai-Enclave-TVM
  The main repo of Penglai Enclave based on RISC-V Trapped Virtual Memory (TVM).
  ☆39Updated 2 years ago
• parsa-epfl / qflex
  Quick & Flexible Rack-Scale Computer Architecture Simulator
  ☆49Updated 2 weeks ago
• riscvarchive / riscv-tee
  ☆38Updated 3 years ago
• hadibrais / archsim
  A survey on architectural simulators focused on CPU caches.
  ☆16Updated 5 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆79Updated this week
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆111Updated this week
• crosscon / CROSSCON-Hypervisor
  CROSSCON-Hypervisor, a Lightweight Hypervisor
  ☆19Updated last month
• avpatel / kvmtool
  Native Linux KVM tool
  ☆11Updated 3 weeks ago
• riscv-non-isa / riscv-semihosting
  ☆32Updated this week
• Xilinx / nanotube
  ☆105Updated 2 weeks ago
• riscvarchive / riscv-CMOs
  ☆90Updated 3 weeks ago