Standalone Access Registration (SAR) is the process by which a device registers with a 5G network to gain access to its services. It involves various registration procedures, messages, and security measures to ensure authorized access and mutual authentication.
☆24Mar 25, 2023Updated 3 years ago
Alternatives and similar repositories for 5g-nr-standalone
Users that are interested in 5g-nr-standalone are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- The ASN.1 Compiler☆14Jul 10, 2020Updated 6 years ago
- free5GC 5GC & srsRAN 5G with ZeroMQ UE / RAN Sample Configuration☆14May 16, 2026Updated 2 months ago
- Python scripts for converting trace log messages to sequence diagrams. Visually debug trace logs.☆35Jan 11, 2023Updated 3 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- VHDL related news.☆27Updated this week
- LiteX Accelerator Block for GNU Radio☆23Feb 6, 2022Updated 4 years ago
- RFSoC2x2 board repo for PYNQ☆17Oct 11, 2022Updated 3 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- 5G NR-ARFCN calculator, as a Python package☆18Apr 16, 2026Updated 3 months ago
- Instruqt CLI. Contains the releases of the Instruqt commandline interface.☆13May 22, 2026Updated 2 months ago
- Dockerized Free5gc and Kubernetes Manifests☆11Jan 14, 2021Updated 5 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Rasdisys Open Source code for a LTE eNB on Qualcomm FSM9955☆43Jun 1, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆11Nov 19, 2018Updated 7 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Models used for building and maintaining resource modules☆22Feb 16, 2025Updated last year
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Private 5G Book☆79Nov 27, 2025Updated 8 months ago
- 5G K-SimNet (5G Network Simulator)☆22Jul 19, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- 3G/4G/5G authentication test troubleshooting tool☆62May 11, 2020Updated 6 years ago
- A series of simulations organized as homework assignments that were part of the course on Neuromorphic Engineering at IIT Bombay (course …☆10Jul 19, 2016Updated 10 years ago
- MATLAB-based testing tools for the srsRAN Project https://github.com/srsran/srsRAN_Project☆43Mar 27, 2026Updated 4 months ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- eRPC library for Rust☆14Jan 16, 2020Updated 6 years ago
- Rust compile-time type information experiment☆19Jan 24, 2023Updated 3 years ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- EC499: Major Project☆11Jun 25, 2023Updated 3 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Jul 20, 2026Updated last week
- Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction☆12Apr 21, 2022Updated 4 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated 4 months ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- ioctl helper functions☆12Mar 26, 2018Updated 8 years ago