eventhelix / 5g-nr-standaloneLinks
Standalone Access Registration (SAR) is the process by which a device registers with a 5G network to gain access to its services. It involves various registration procedures, messages, and security measures to ensure authorized access and mutual authentication.
☆22Updated 2 years ago
Alternatives and similar repositories for 5g-nr-standalone
Users that are interested in 5g-nr-standalone are comparing it to the libraries listed below
Sorting:
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆19Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆215Updated 7 months ago
- This project shows how to leverage your DPDK network application with Mellanox 5T5G features like Accurate Send Scheduling and eCPRI flow…☆21Updated 3 years ago
- Orthogonal Frequency Division Multiplexing pipeline☆31Updated 7 years ago
- An open source implementation of the Small Cell Forum's Network Functional API (nFAPI)☆61Updated 7 years ago
- Network Development Kit (NDK) for FPGA cards with example application☆68Updated last week
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Updated 4 years ago
- 5G core testing solution☆45Updated 4 years ago
- free5GRAN is an open-source 5G RAN stack. The current version includes a receiver which decodes MIB & SIB1 data. It also acts as a cell s…☆132Updated 4 years ago
- 5G gNodeB Centralized Unit written in Rust☆48Updated 6 months ago
- ☆43Updated 5 years ago
- MATLAB-based testing tools for the srsRAN Project https://github.com/srsran/srsRAN_Project☆37Updated last month
- 5G NR-ARFCN calculator, as a Python package☆15Updated 5 months ago
- ☆147Updated 2 months ago
- ☆20Updated 7 years ago
- ☆59Updated 10 months ago
- Open Component Portability Infrastructure☆62Updated 4 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Updated 7 years ago
- LeWiz Communications Ethernet MAC Core2 10G/5G/2.5G/1G☆40Updated 2 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆23Updated 5 years ago
- ☆18Updated 6 months ago
- knowledge base for 5G☆38Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19Updated 13 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆73Updated 2 years ago
- Playing with Low-density parity-check codes☆98Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆24Updated 4 years ago