Standalone Access Registration (SAR) is the process by which a device registers with a 5G network to gain access to its services. It involves various registration procedures, messages, and security measures to ensure authorized access and mutual authentication.
☆23Mar 25, 2023Updated 3 years ago
Alternatives and similar repositories for 5g-nr-standalone
Users that are interested in 5g-nr-standalone are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆10Mar 7, 2017Updated 9 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- free5GC 5GC & srsRAN 5G with ZeroMQ UE / RAN Sample Configuration☆14May 6, 2025Updated 10 months ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆12Mar 16, 2018Updated 8 years ago
- Python scripts for converting trace log messages to sequence diagrams. Visually debug trace logs.☆34Jan 11, 2023Updated 3 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- The ASN.1 Compiler☆14Jul 10, 2020Updated 5 years ago
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- VHDL related news.☆27Updated this week
- RFSoC2x2 board repo for PYNQ☆17Oct 11, 2022Updated 3 years ago
- TSQP: Safeguarding Real-Time Inference for Quantization Neural Networks on Edge Devices (Accepted to S&P 2025)☆17Sep 16, 2025Updated 6 months ago
- LiteX Accelerator Block for GNU Radio☆24Feb 6, 2022Updated 4 years ago
- Dockerized Free5gc and Kubernetes Manifests☆11Jan 14, 2021Updated 5 years ago
- SystemVerilog FSM generator☆35May 5, 2024Updated last year
- Rasdisys Open Source code for a LTE eNB on Qualcomm FSM9955☆39Jun 1, 2021Updated 4 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Qfsm is a graphical tool for designing finite state machine, written in C++ using the Qt library☆12Nov 19, 2018Updated 7 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆32Sep 1, 2022Updated 3 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Implemented a prototype of gNB-CU-UP a network element of 5G Radio Network. Using DPDK, a set of data-plane processing libraries and NIC …☆18Nov 27, 2021Updated 4 years ago
- Private 5G Book☆73Nov 27, 2025Updated 4 months ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 3G/4G/5G authentication test troubleshooting tool☆61May 11, 2020Updated 5 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆225Apr 29, 2025Updated 11 months ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- 5G K-SimNet (5G Network Simulator)☆22Jul 19, 2019Updated 6 years ago
- Rust compile-time type information experiment☆19Jan 24, 2023Updated 3 years ago
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated 8 months ago
- Hardware CD/CI and Development Containers 🚢☆11Jul 20, 2022Updated 3 years ago
- Unofficial nextpnr WebAssembly packages☆17Mar 11, 2026Updated 2 weeks ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- EC499: Major Project☆10Jun 25, 2023Updated 2 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated last month
- ☆15Jun 7, 2022Updated 3 years ago
- ☆20Nov 23, 2022Updated 3 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆38Oct 19, 2020Updated 5 years ago
- ioctl helper functions☆13Mar 26, 2018Updated 8 years ago
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago