AsmOptC-RiscV / Assembly-Optimized-C-RiscV
☆15Updated 4 years ago
Alternatives and similar repositories for Assembly-Optimized-C-RiscV:
Users that are interested in Assembly-Optimized-C-RiscV are comparing it to the libraries listed below
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- ☆12Updated 3 years ago
- ☆23Updated 2 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆27Updated 9 months ago
- A bitsliced implementation of ECB and CTR AES☆50Updated 8 months ago
- Side-channel analysis setup for OpenTitan☆31Updated last month
- QARMA block cipher in C☆27Updated 2 years ago
- masked, bit-sliced AES-128 demo code☆13Updated 3 months ago
- ☆16Updated 2 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆21Updated 2 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated 6 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated 2 years ago
- Tornado is a compiler producing masked bitsliced implementations proven secure in the bit/register probing model☆18Updated 4 years ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆21Updated last week
- A VHDL IP for ECC (Elliptic Curve Cryptography) hardware acceleration☆38Updated 3 weeks ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 4 years ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆12Updated last year
- ☆22Updated 5 years ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆31Updated last year
- Proof-of-concept C implementation of AES with masking technique to prevent side-channel analysis attacks☆37Updated 4 years ago
- Side-channel traces visualizer☆15Updated this week
- SIde-Channel Analysis toolKit: embedded security evaluation tools☆29Updated 3 years ago
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- An Implementation of the Number Theoretic Transform☆44Updated last year
- Framework for building transparent memory encryption and authentication solutions☆27Updated 6 years ago
- Program for finding low gate count implementations of S-boxes.☆39Updated 6 months ago
- Fast constant-time AES implementations on 32-bit architectures☆64Updated 6 months ago
- High-order countermeasures for AES and DES☆25Updated 8 months ago