AsmOptC-RiscV / Assembly-Optimized-C-RiscV
☆15Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Assembly-Optimized-C-RiscV
- Optimized assembly implementations of crypto for the RV32I (RISC-V) architecture☆31Updated 4 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆26Updated 3 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- masked, bit-sliced AES-128 demo code☆13Updated 7 years ago
- ☆12Updated 3 years ago
- A bitsliced implementation of ECB and CTR AES☆46Updated 3 months ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆21Updated last month
- ☆21Updated last year
- ☆15Updated 2 years ago
- QARMA block cipher in C☆24Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆11Updated 3 years ago
- MLKEM implementation optimized for embedded microcontrollers☆14Updated 3 months ago
- A low-level intermediate representation for hardware description languages☆25Updated 4 years ago
- An Implementation of the Number Theoretic Transform☆37Updated last year
- Side-channel analysis setup for OpenTitan☆28Updated 2 months ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆11Updated last year
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago
- Alphanumeric+1 shellcoding tools for RISC-V☆36Updated 5 years ago
- Tornado is a compiler producing masked bitsliced implementations proven secure in the bit/register probing model☆18Updated 3 years ago
- Sparkle, Schwaemm and Esch: Lightweight Symmetric Cryptography for the Internet of Things☆34Updated last year
- Program for finding low gate count implementations of S-boxes.☆37Updated 3 weeks ago
- Fast constant-time AES implementations on 32-bit architectures☆61Updated last month
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- ECDSA VHDL Implementation☆11Updated 6 years ago
- FIPS 202 compliant SHA-3 core in Verilog☆18Updated 4 years ago
- XCrypto: a cryptographic ISE for RISC-V☆92Updated last year
- A concolic testing engine for RISC-V embedded software with support for SystemC peripherals☆20Updated last year
- CryptOpt: Verified Compilation with Randomized Program Search for Cryptographic Primitives☆58Updated 4 months ago