☆11May 7, 2026Updated 6 months ago
Alternatives and similar repositories for ArtNet
Users that are interested in ArtNet are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆12Jun 18, 2026Updated 4 months ago
- ☆23May 25, 2023Updated 3 years ago
- ☆25May 8, 2025Updated last year
- Taiwei-3D-Flow☆78Updated this week
- Artificial Netlist Generator☆48Mar 19, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆11Oct 7, 2025Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- 复旦数字集成电路设计自动化项目文档☆11Apr 12, 2025Updated last year
- SMT-based-STDCELL-Layout-Generator☆20Sep 30, 2021Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆91Aug 4, 2026Updated 3 months ago
- Code for the Minsight vision-based haptic sensor☆17Oct 8, 2024Updated 2 years ago
- This repository contains the CUDA implementation of the paper "Work-efficient Parallel Non-Maximum Suppression Kernels".☆15Aug 21, 2020Updated 6 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆39Nov 13, 2024Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆358Sep 30, 2026Updated last month
- ☆21Oct 31, 2026Updated last week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆83May 29, 2025Updated last year
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆37Jun 17, 2026Updated 4 months ago
- ☆14Aug 24, 2026Updated 2 months ago
- ☆26Nov 25, 2024Updated last year
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- depth estimation from RGB vision based tactile sensor GelSlim 4.0☆16Sep 25, 2024Updated 2 years ago
- ☆16May 23, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for Multi-FPGA Systems☆16Jun 25, 2020Updated 6 years ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Updated this week
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆78Sep 22, 2025Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆72Apr 18, 2026Updated 6 months ago
- ☆11Aug 11, 2025Updated last year
- Niklas Een's ABC/ZZ framework☆25May 14, 2022Updated 4 years ago
- RTLScout is a agentic RTL optimization framework☆70Nov 3, 2026Updated last week
- ☆10Apr 20, 2026Updated 6 months ago
- A formally-verified compiler IR☆10May 5, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Safe high-level bindings for the Boolector SMT solver☆14Apr 5, 2022Updated 4 years ago
- An RTL-level, Chipyard-compatible DRAM simulator model for high fidelity memory simulations.☆13Jan 4, 2026Updated 10 months ago
- SAT solvers from Knuth's The Art of Computer Programming, Vol. 4B☆10Sep 25, 2026Updated last month
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆31Mar 5, 2021Updated 5 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- Timing prediction dataset download and instructions.☆19Jun 7, 2023Updated 3 years ago
- Software generation for Bare-metal RISC-V + NVDLA SoC☆13Sep 5, 2025Updated last year
Are these results useful?