Test134n / 32-Verilog-Mini-ProjectsLinks
Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip and Carry Save Adder, Complex Multiplier, Dice Game, FIFO, Fixed Point Adder and Subtractor, Fixed Point Multiplier and Divider, Floating Point IEEE 7…
☆15Updated 2 months ago
Alternatives and similar repositories for 32-Verilog-Mini-Projects
Users that are interested in 32-Verilog-Mini-Projects are comparing it to the libraries listed below
Sorting:
- AMBA bus lecture material☆468Updated 5 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆571Updated 3 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆382Updated 3 weeks ago
- This is a repository containing solutions to the problem statements given in HDL Bits website.☆363Updated 2 years ago
- training labs and examples☆432Updated 3 years ago
- Awesome ASIC design verification☆324Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆156Updated last year
- Verilog UART☆506Updated 7 months ago
- AMBA AXI VIP☆426Updated last year
- Implementation of CNN using Verilog☆224Updated 7 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,383Updated this week
- 100 Days of RTL☆393Updated last year
- Reference examples and short projects using UVM Methodology☆281Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆646Updated 7 months ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆522Updated 4 years ago
- Image Processing Toolbox in Verilog using Basys3 FPGA☆215Updated 4 months ago
- Verilog AXI components for FPGA implementation☆1,823Updated 7 months ago
- Verilog AXI stream components for FPGA implementation☆832Updated 7 months ago
- Various HDL (Verilog) IP Cores☆835Updated 4 years ago
- 数字IC秋招项目、手撕代码☆38Updated last year
- Router 1x3 design and uvm verification testbach and coverage report☆12Updated 11 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆398Updated 2 months ago
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆181Updated 7 years ago
- Must-have verilog systemverilog modules☆1,850Updated 2 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆221Updated 2 years ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆594Updated 7 years ago
- Radix-4 1024 point fft in verilog☆12Updated 5 years ago
- synthesiseable ieee 754 floating point library in verilog☆676Updated 2 years ago