Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simple digital circuits to complex system designs. , you'll find valuable resources here to enhance your hardware design skills.
☆33Jan 18, 2025Updated last year
Alternatives and similar repositories for 108-RTL-Projects
Users that are interested in 108-RTL-Projects are comparing it to the libraries listed below
Sorting:
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆46Aug 31, 2025Updated 6 months ago
- RV64IMAC modelling using System Verilog HDL☆24Aug 10, 2024Updated last year
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆18Jul 4, 2025Updated 8 months ago
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 2 weeks ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆14Jul 7, 2015Updated 10 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆12Apr 24, 2023Updated 2 years ago
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- I2C controller core☆49Jan 1, 2023Updated 3 years ago
- Official Website of Tesla NIT, Patna☆19Aug 31, 2025Updated 6 months ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆34Mar 14, 2026Updated last week
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆50Mar 1, 2026Updated 2 weeks ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 4 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆111Jul 9, 2023Updated 2 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆34Sep 13, 2025Updated 6 months ago
- Find best material to prepare for Gate Electronics and Communication Engineering.☆33Feb 20, 2024Updated 2 years ago
- Vitis HLS 2022.2 projects source code: C design, C simulation, RTL simulation.【vitis_hls工程】☆23Jun 9, 2025Updated 9 months ago
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆18Apr 20, 2019Updated 6 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Sep 12, 2023Updated 2 years ago
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆21Feb 28, 2024Updated 2 years ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 4 months ago
- Schematic, Layout Design & Simulation in 180nm Technology☆22Nov 21, 2020Updated 5 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- Single Port RAM, Dual Port RAM, FIFO☆33May 17, 2022Updated 3 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆98Mar 6, 2025Updated last year
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆20Jul 29, 2025Updated 7 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆42Jul 11, 2025Updated 8 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆39Nov 6, 2022Updated 3 years ago
- Rust cli to run ghidra headless on files so that Claude Code and other agents can reverse engineer stuff☆74Mar 12, 2026Updated last week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago