Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simple digital circuits to complex system designs. , you'll find valuable resources here to enhance your hardware design skills.
☆56Jan 18, 2025Updated last year
Alternatives and similar repositories for 108-RTL-Projects
Users that are interested in 108-RTL-Projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Oct 20, 2025Updated 7 months ago
- ☆18Oct 29, 2023Updated 2 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆22Jul 4, 2025Updated 11 months ago
- RV64IMAC modelling using System Verilog HDL☆26Aug 10, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- SystemVerilog file list pruner☆19Mar 2, 2026Updated 3 months ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆13Apr 24, 2023Updated 3 years ago
- I2C controller core☆52Jan 1, 2023Updated 3 years ago
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆39May 26, 2026Updated 2 weeks ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆56Mar 1, 2026Updated 3 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆121Jul 9, 2023Updated 2 years ago
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆39Apr 4, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Find best material to prepare for Gate Electronics and Communication Engineering.☆46Feb 20, 2024Updated 2 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆21Updated this week
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆23Feb 28, 2024Updated 2 years ago
- 100 Days of RTL☆417Aug 15, 2024Updated last year
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 6 months ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Emulating Quantum Circuits on FPGAs☆29Nov 22, 2023Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆38Jul 23, 2023Updated 2 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆98Apr 25, 2026Updated last month
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆20Jul 29, 2025Updated 10 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆45Jul 11, 2025Updated 10 months ago
- An HDL design for sending data over Ethernet☆49Sep 13, 2025Updated 8 months ago