Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simple digital circuits to complex system designs. , you'll find valuable resources here to enhance your hardware design skills.
☆34Jan 18, 2025Updated last year
Alternatives and similar repositories for 108-RTL-Projects
Users that are interested in 108-RTL-Projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Oct 20, 2025Updated 5 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆50Aug 31, 2025Updated 7 months ago
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆18Jul 4, 2025Updated 9 months ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- Verilog ADC interface for adc128s022 found in De0 Nano☆14Jul 7, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 6 years ago
- I2C controller core☆49Jan 1, 2023Updated 3 years ago
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆36Mar 14, 2026Updated 3 weeks ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 11 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆15Sep 12, 2023Updated 2 years ago
- This project discusses the design procedure of a Low Dropout Voltage Regulator (LDO) circuit.☆22Feb 28, 2024Updated 2 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- Emulating Quantum Circuits on FPGAs☆28Nov 22, 2023Updated 2 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 11 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- Single Port RAM, Dual Port RAM, FIFO☆34May 17, 2022Updated 3 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆98Mar 6, 2025Updated last year
- FIX-FastTrade is a high-performance electronic trading system that leverages the Financial Information eXchange (FIX) protocol for fast a…☆20Jul 29, 2025Updated 8 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆43Jul 11, 2025Updated 9 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆70Apr 14, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- example code for the logi-boards from pong chu HDL book☆30Sep 4, 2015Updated 10 years ago
- This project shows how to model a 10-bit pipeline ADC and a 10-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, …☆37Apr 7, 2019Updated 7 years ago
- ☆44Jul 20, 2023Updated 2 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- Design of a 16-Bit CPU using Verilog☆48Jun 11, 2019Updated 6 years ago