Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simple digital circuits to complex system designs. , you'll find valuable resources here to enhance your hardware design skills.
☆63Jan 18, 2025Updated last year
Alternatives and similar repositories for 108-RTL-Projects
Users that are interested in 108-RTL-Projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆127Jul 9, 2023Updated 3 years ago
- ☆22Oct 20, 2025Updated 10 months ago
- The HDL Bits Solutions repository provides answers to the HDL Bits exercises, which are designed for practicing digital hardware design u…☆19Sep 3, 2024Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆67Jun 7, 2026Updated 2 months ago
- SystemVerilog file list pruner☆19Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆41Sep 21, 2023Updated 2 years ago
- The project involves the design of a 4X4 (16-bit) SRAM Memory Array using Cadence Virtuoso☆68Mar 21, 2024Updated 2 years ago
- Solution for 2022 ICCAD Problem D: Wirelength Driven Detailed Macro Placement☆15Nov 14, 2024Updated last year
- 2 Week digital VLSI SoC design and planning workshop with complete RTL2GDSII flow organised by VSD in collaboration with NASSCOM (Advance…☆72Apr 13, 2024Updated 2 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆13Apr 24, 2023Updated 3 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- a mini TPU with floating point arithmetic☆53Dec 22, 2025Updated 8 months ago
- ☆45Jul 20, 2023Updated 3 years ago
- APB master and slave developed in RTL.☆27Oct 25, 2025Updated 10 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆42Aug 20, 2026Updated last week
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- A Thoroughly Tested Verilog Implementation of a Z80 Compatible Processor Architecture☆19Mar 31, 2021Updated 5 years ago
- ☆12Jan 13, 2022Updated 4 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆49Mar 22, 2019Updated 7 years ago
- ☆49Apr 7, 2024Updated 2 years ago
- This is the MATLAB source code of a haze removal algorithm published in Remote Sensing (MDPI) under the title "Robust Single-Image Haze R…☆14Dec 10, 2021Updated 4 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆16Jul 7, 2015Updated 11 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Hardware accelerator for convolutional neural networks☆77Aug 9, 2022Updated 4 years ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆103Aug 11, 2026Updated 2 weeks ago
- ☆21Nov 8, 2025Updated 9 months ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- RockerIC verification V1 series Labs☆18Mar 24, 2026Updated 5 months ago
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- 100 Days of RTL☆424Aug 15, 2024Updated 2 years ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) using SystemVerilog (IEEE 1800.2-2017) with…☆20May 31, 2026Updated 3 months ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆28May 23, 2026Updated 3 months ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆31Mar 5, 2021Updated 5 years ago
- ☆21Oct 29, 2023Updated 2 years ago
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆26Jul 4, 2025Updated last year
- RV64IMAC modelling using System Verilog HDL☆26Aug 15, 2026Updated 2 weeks ago