Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simple digital circuits to complex system designs. , you'll find valuable resources here to enhance your hardware design skills.
☆53Jan 18, 2025Updated last year
Alternatives and similar repositories for 108-RTL-Projects
Users that are interested in 108-RTL-Projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆19Oct 20, 2025Updated 7 months ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆52Aug 31, 2025Updated 8 months ago
- ☆12Jan 13, 2022Updated 4 years ago
- ☆18Oct 29, 2023Updated 2 years ago
- Verilog implementation of the ASCON lightweight authenticated encryption and hashing algorithm☆10Nov 27, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Repository for the Introduction to FPGA Programming Using Xilinx Vivado and VHDL PhD course at University of Torino, Physics Department.☆21Jul 4, 2025Updated 10 months ago
- RV64IMAC modelling using System Verilog HDL☆25Aug 10, 2024Updated last year
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆25Sep 4, 2025Updated 8 months ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆14Jul 7, 2015Updated 10 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 2 months ago
- Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog☆10Apr 20, 2019Updated 7 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆12Apr 24, 2023Updated 3 years ago
- I2C controller core☆51Jan 1, 2023Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- Official Website of Tesla NIT, Patna☆19Aug 31, 2025Updated 8 months ago
- Summer School Week 1 & 2 repo☆12Jul 1, 2022Updated 3 years ago
- Submission template for Tiny Tapeout SKY130 (ChipFoundry) shuttles - Verilog HDL Projects☆38Mar 14, 2026Updated 2 months ago
- Integrated Circuit Design - IC Design Flow and Project-Based Learning☆55Mar 1, 2026Updated 2 months ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆118Jul 9, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Yosys Plugins☆22Jul 16, 2019Updated 6 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆21Nov 26, 2018Updated 7 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 3 years ago
- Tutorial for analog input digitalization by the Xilinx Zynq XADC utilizing the DMA and data streaming to a PC over the network.☆37Apr 4, 2026Updated last month
- Find best material to prepare for Gate Electronics and Communication Engineering.☆44Feb 20, 2024Updated 2 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- nn2FPGA converts ONNX models into FPGA dataflow accelerators with seamless ONNX Runtime integration.☆21Updated this week
- This project shows how to model a 4-bit flash ADC and a 4-bit DAC using ideal components. Used vdc, vpulse, vcvs, switch, res, cap, vccs …☆21Apr 20, 2019Updated 7 years ago
- This project is about building a Clocked Comparator to be used in a 4-bit Flash ADC & minimize the ADC Figure of Merit given by FoM = Pow…☆17Sep 12, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- 100 Days of RTL☆412Aug 15, 2024Updated last year
- Lab assignments for the Agile Hardware Design course☆18Nov 14, 2025Updated 6 months ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- Emulating Quantum Circuits on FPGAs☆29Nov 22, 2023Updated 2 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago