Alternatives and similar repositories for Cache

Users that are interested in Cache are comparing it to the libraries listed below

• BenBergman / AlteraDE2Labs_Verilog
  My solutions to Alteras example labs
  ☆61Updated 6 years ago
• bogini / Pong
  Pong game on an FPGA in Verilog.
  ☆57Updated 13 years ago
• nikkatsa7 / SpaceInvadersFpgaGame
  Verilog implementation of the classic arcade game Space Invaders for the Zedboard FPGA board
  ☆45Updated 7 years ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆44Updated last month
• open-design / riscv-soc-cores
  ☆41Updated 4 years ago
• sfmth / ibnalhaytham
  32-bit RISC-V based processor with memory controler
  ☆16Updated 3 years ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆99Updated 6 years ago
• kooltzh / xilinx-coe-generator
  Python script for generating Xilinx .coe files for RAM initializing
  ☆18Updated 7 years ago
• joewing / memsim
  Memory Simulator and Optimizer
  ☆22Updated 6 years ago
• Architech-Silica / Designing-a-Custom-AXI-Master-using-BFMs
  A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models
  ☆35Updated 7 years ago
• verilator / example-systemverilog
  ☆40Updated 2 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆123Updated 2 years ago
• freecores / mips_16
  Educational 16-bit MIPS Processor
  ☆18Updated 6 years ago
• WillGreen / timetoexplore
  Source code to accompany https://timetoexplore.net
  ☆64Updated 5 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆71Updated 3 years ago
• qmn / riscv-invicta
  A simple RISC-V core, described with Verilog
  ☆27Updated 12 years ago
• ZipCPU / xulalx25soc
  A System on a Chip Implementation for the XuLA2-LX25 board
  ☆17Updated 7 years ago
• olofk / fusesocotb
  Quick'n'dirty FuseSoC+cocotb example
  ☆19Updated last year
• sheldonucr / ee260_lab
  EE 260 Winter 2017: Advanced VLSI Design
  ☆68Updated 9 years ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆94Updated last year
• barbedo / verilog-book
  Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu
  ☆25Updated 7 years ago
• ChrisPVille / mig_example
  Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
  ☆36Updated 3 years ago
• rdiez / jtag_dpi
  JTAG DPI module for OpenRISC simulation with Verilator
  ☆17Updated 13 years ago
• mjlyons / vSPI
  Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…
  ☆41Updated last year
• jherkenhoff / Bitmap-VHDL-Package
  A vhdl package for reading and writing bitmap files.
  ☆11Updated 8 years ago
• mattvenn / logLUTs
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆22Updated 2 years ago
• buttercutter / DDR
  A simple DDR3 memory controller
  ☆61Updated 3 years ago
• freecores / verilog_fixed_point_math_library
  Fixed Point Math Library for Verilog
  ☆145Updated 11 years ago
• fcayci / vhdl-hdmi-out
  HDMI Out VHDL code for 7-series Xilinx FPGAs
  ☆62Updated 3 years ago
• jakubcabal / uart-for-fpga
  Simple UART controller for FPGA written in VHDL
  ☆105Updated 4 years ago