Alternatives and similar repositories for Cache

Users that are interested in Cache are comparing it to the libraries listed below

• joewing / memsim
  Memory Simulator and Optimizer
  ☆23Updated 5 years ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆41Updated 6 months ago
• open-design / riscv-soc-cores
  ☆38Updated 4 years ago
• bogini / Pong
  Pong game on an FPGA in Verilog.
  ☆57Updated 13 years ago
• nikkatsa7 / SpaceInvadersFpgaGame
  Verilog implementation of the classic arcade game Space Invaders for the Zedboard FPGA board
  ☆45Updated 7 years ago
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆88Updated 2 years ago
• kooltzh / xilinx-coe-generator
  Python script for generating Xilinx .coe files for RAM initializing
  ☆15Updated 6 years ago
• barbedo / verilog-book
  Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu
  ☆23Updated 7 years ago
• buttercutter / DDR
  A simple DDR3 memory controller
  ☆59Updated 2 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆117Updated last year
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆124Updated 6 years ago
• ZipCPU / xulalx25soc
  A System on a Chip Implementation for the XuLA2-LX25 board
  ☆17Updated 6 years ago
• zebmehring / Processor-Cache
  A Verilog implementation of a processor cache.
  ☆28Updated 7 years ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆122Updated 4 years ago
• phoeniX-Digital-Design / phoeniX
  A Reconfigurable RISC-V Core for Approximate Computing
  ☆125Updated 3 months ago
• jaywonchung / Verilog-Harvard-CPU
  Verilog implementation of various types of CPUs
  ☆63Updated 5 years ago
• jbush001 / PASC
  Parallel Array of Simple Cores. Multicore processor.
  ☆99Updated 6 years ago
• jherkenhoff / Bitmap-VHDL-Package
  A vhdl package for reading and writing bitmap files.
  ☆11Updated 7 years ago
• ATaylorCEngFIET / Mastering-MicroBlaze
  Slides and lab instructions for the mastering MicroBlaze session
  ☆36Updated 3 years ago
• rdiez / jtag_dpi
  JTAG DPI module for OpenRISC simulation with Verilator
  ☆17Updated 12 years ago
• mitya1337 / Simple_I2C
  Simple implementation of I2C interface written on Verilog and SystemC
  ☆44Updated 8 years ago
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆65Updated 7 years ago
• ChrisPVille / mig_example
  Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
  ☆33Updated 3 years ago
• byuccl / BYU_PYNQ_PR_Video_Pipeline_Hardware
  BYU Pynq PR Video Pipeline Hardware
  ☆12Updated 5 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆148Updated 10 years ago
• srishis / DMA8237A
  System Verilog based RTL design of DMA controller for 8086 microprocessor based systems.
  ☆25Updated 5 years ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆90Updated last year
• MIPSfpga / mipsfpga-plus
  MIPSfpga+ allows loading programs via UART and has a switchable clock
  ☆109Updated 6 years ago
• qmn / riscv-invicta
  A simple RISC-V core, described with Verilog
  ☆26Updated 12 years ago
• iammituraj / pequeno_riscv
  Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.
  ☆112Updated last week