Alternatives and similar repositories for Cache

Users that are interested in Cache are comparing it to the libraries listed below

• barbedo / verilog-book
  Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu
  ☆23Updated 7 years ago
• open-design / riscv-soc-cores
  ☆41Updated 4 years ago
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆123Updated 2 years ago
• bogini / Pong
  Pong game on an FPGA in Verilog.
  ☆56Updated 13 years ago
• fpga-logi / logi-pong-chu-examples
  example code for the logi-boards from pong chu HDL book
  ☆30Updated 10 years ago
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆95Updated 3 years ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆44Updated 3 weeks ago
• arthurbeggs / riscv-simple
  Computer architecture learning environment using FPGAs
  ☆15Updated 4 years ago
• q3k / zturn-stuff
  Migrated to Codeberg
  ☆95Updated 8 years ago
• hamsternz / Rudi-RV32I
  A rudimental RISCV CPU supporting RV32I instructions, in VHDL
  ☆125Updated 5 years ago
• jherkenhoff / Bitmap-VHDL-Package
  A vhdl package for reading and writing bitmap files.
  ☆11Updated 8 years ago
• kooltzh / xilinx-coe-generator
  Python script for generating Xilinx .coe files for RAM initializing
  ☆18Updated 7 years ago
• nikkatsa7 / SpaceInvadersFpgaGame
  Verilog implementation of the classic arcade game Space Invaders for the Zedboard FPGA board
  ☆45Updated 7 years ago
• sergachev / spi_mem_programmer
  Small (Q)SPI flash memory programmer in Verilog
  ☆68Updated 3 years ago
• BenBergman / AlteraDE2Labs_Verilog
  My solutions to Alteras example labs
  ☆60Updated 6 years ago
• fcayci / vhdl-hdmi-out
  HDMI Out VHDL code for 7-series Xilinx FPGAs
  ☆61Updated 3 years ago
• tomverbeure / math
  SpinalHDL Hardware Math Library
  ☆94Updated last year
• ChrisPVille / mig_example
  Example using DDR2 memory and MIG IP on the Nexys 4 DDR / Nexys A7 FPGA Trainer
  ☆36Updated 3 years ago
• laurivosandi / hdl
  Collection of hardware description languages writings and code snippets
  ☆28Updated 10 years ago
• mhyousefi / MIPS-pipeline-processor
  A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding
  ☆162Updated 3 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆133Updated 7 years ago
• jakubcabal / uart-for-fpga
  Simple UART controller for FPGA written in VHDL
  ☆105Updated 4 years ago
• verilator / example-systemverilog
  ☆40Updated last year
• freecores / simple_spi
  SPI core
  ☆12Updated 11 years ago
• ATaylorCEngFIET / Mastering-MicroBlaze
  Slides and lab instructions for the mastering MicroBlaze session
  ☆36Updated 3 years ago
• maikmerten / spu32
  Small Processing Unit 32: A compact RV32I CPU written in Verilog
  ☆71Updated 3 years ago
• joewing / memsim
  Memory Simulator and Optimizer
  ☆22Updated 6 years ago
• Future-Electronics-Design-Center / Creative-Eval-Board
  Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA
  ☆16Updated 6 years ago
• freecores / mips_16
  Educational 16-bit MIPS Processor
  ☆18Updated 6 years ago
• Wissance / QuickSPI
  Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
  ☆21Updated 8 years ago