Alternatives and similar repositories for emulsiV:

Users that are interested in emulsiV are comparing it to the libraries listed below

• riscv / riscv-plic-spec
  PLIC Specification
  ☆137Updated last year
• twilco / riscv-from-scratch
  The code for the RISC-V from scratch blog post series.
  ☆86Updated 4 years ago
• riscv / riscv-fast-interrupt
  Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
  ☆254Updated last week
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆333Updated 6 months ago
• openhwgroup / programs
  Documentation for the OpenHW Group's set of CORE-V RISC-V cores
  ☆203Updated this week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆236Updated 2 months ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆138Updated 2 months ago
• regymm / quasiSoC
  Linux capable RISC-V SoC designed to be readable and useful.
  ☆133Updated 3 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆176Updated 3 years ago
• riscv-non-isa / riscv-arch-test
  ☆530Updated last week
• mathis-s / SoomRV
  A simple superscalar out-of-order RISC-V microprocessor
  ☆189Updated last week
• sifive / freedom-metal
  Bare Metal Compatibility Library for the Freedom Platform
  ☆155Updated last year
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆225Updated 2 months ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆224Updated 3 years ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆468Updated last week
• kuopinghsu / srv32
  Simple 3-stage pipeline RISC-V processor
  ☆137Updated 7 months ago
• riscv-non-isa / riscv-toolchain-conventions
  Documenting the expected behaviour and supported command-line switches for GNU and LLVM based RISC-V toolchains
  ☆147Updated 3 weeks ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆215Updated 11 months ago
• riscv-non-isa / riscv-trace-spec
  RISC-V Processor Trace Specification
  ☆168Updated 3 weeks ago
• riscvarchive / riscv-platform-specs
  RISC-V Profiles and Platform Specification
  ☆113Updated last year
• franzflasch / riscv_em
  Simple risc-v emulator, able to run linux, written in C.
  ☆137Updated 9 months ago
• Mariotti94 / WebRISC-V
  WebRISC-V: A Web-Based Education-Oriented RISC-V Pipeline Simulation Environment [PHP]
  ☆127Updated last year
• sifive / freedom-tools
  Tools for SiFive's Freedom Platform
  ☆215Updated 3 years ago
• riscvarchive / risc-v-getting-started-guide
  The official RISC-V getting started guide
  ☆200Updated 11 months ago
• riscv / riscv-opcodes
  RISC-V Opcodes
  ☆710Updated last week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆300Updated this week
• riscv-steel / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆165Updated 2 months ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆145Updated last year
• riscv / riscv-aia
  ☆85Updated 2 months ago