Arlet / verilog-6502
A Verilog HDL model of the MOS 6502 CPU
☆341Updated 2 years ago
Alternatives and similar repositories for verilog-6502:
Users that are interested in verilog-6502 are comparing it to the libraries listed below
- A Pi emulating a GameBoy sounds cheap. What about an FPGA?☆484Updated 2 years ago
- NES in Verilog☆194Updated 3 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆140Updated 11 months ago
- A simple RISC-V processor for use in FPGA designs.☆270Updated 8 months ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆390Updated last year
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆413Updated this week
- An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs☆153Updated 4 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆322Updated 3 years ago
- Small footprint and configurable DRAM core☆403Updated 3 months ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆235Updated 6 years ago
- IceChips is a library of all common discrete logic devices in Verilog☆140Updated 5 months ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆201Updated 3 years ago
- mor1kx - an OpenRISC 1000 processor IP core☆528Updated 3 weeks ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆547Updated this week
- Linux on LiteX-VexRiscv☆627Updated 3 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆649Updated 5 months ago
- The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.☆369Updated 10 years ago
- The Zylin ZPU☆243Updated 9 years ago
- RISC-V CPU Core☆321Updated 10 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆638Updated 2 months ago
- FPGA-based Nintendo Entertainment System Emulator☆269Updated last year
- SystemVerilog to Verilog conversion☆615Updated 2 weeks ago
- MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD☆222Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆646Updated this week
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆305Updated last year
- Multi-platform nightly builds of open source FPGA tools☆295Updated 3 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆426Updated 7 months ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆263Updated last year
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆366Updated last year