Arlet / verilog-6502
A Verilog HDL model of the MOS 6502 CPU
☆327Updated last year
Related projects ⓘ
Alternatives and complementary repositories for verilog-6502
- A Pi emulating a GameBoy sounds cheap. What about an FPGA?☆465Updated last year
- A simple RISC-V processor for use in FPGA designs.☆263Updated 3 months ago
- 80186 compatible SystemVerilog CPU core and FPGA reference design☆379Updated 8 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆587Updated last month
- NES in Verilog☆189Updated 3 years ago
- Linux on LiteX-VexRiscv☆589Updated 4 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆404Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆626Updated last week
- mor1kx - an OpenRISC 1000 processor IP core☆497Updated last month
- The Zylin ZPU☆239Updated 9 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆310Updated 2 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆138Updated 6 months ago
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆230Updated 5 years ago
- GPL v3 2D/3D graphics engine in verilog☆658Updated 10 years ago
- A simple, basic, formally verified UART controller☆282Updated 9 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆357Updated last year
- SystemVerilog to Verilog conversion☆564Updated 3 weeks ago
- Project Apicula 🐝: bitstream documentation for Gowin FPGAs☆495Updated this week
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆251Updated 9 months ago
- Small footprint and configurable DRAM core☆382Updated last month
- iCESugar FPGA Board (base on iCE40UP5k)☆363Updated 2 weeks ago
- A small, light weight, RISC CPU soft core☆1,305Updated last month
- 32-bit Superscalar RISC-V CPU☆867Updated 3 years ago
- Verilog SDRAM memory controller☆311Updated 7 years ago
- A very primitive but hopefully self-educational CPU in Verilog☆137Updated 9 years ago
- 720p FPGA Media Player (RISC-V + Motion JPEG + SD + HDMI on an Artix 7)☆269Updated 4 years ago
- Basic RISC-V CPU implementation in VHDL.☆161Updated 4 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆370Updated 3 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆402Updated 2 months ago