This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects
☆24May 23, 2026Updated 2 weeks ago
Alternatives and similar repositories for VLSI-Design-Verification-Projects
Users that are interested in VLSI-Design-Verification-Projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- Semiconductor Packaging Fundamentals☆30May 19, 2025Updated last year
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated last year
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆12Jul 26, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆17Apr 24, 2025Updated last year
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 5 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆54Mar 3, 2024Updated 2 years ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆20May 4, 2024Updated 2 years ago
- Wishbone is an algorithm to align cells along developmental trajectories with branches☆20May 14, 2020Updated 6 years ago
- SKILL Codes, PCell Creation☆21May 21, 2021Updated 5 years ago
- This repository contains solutions to the practice problems available on the HDLBits platform, which cover a wide range of topics in Digi…☆13Apr 24, 2023Updated 3 years ago
- This repository is created for conducting RISC-V 5-day workshops☆23Jul 29, 2020Updated 5 years ago
- ☆29May 11, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆21Apr 11, 2022Updated 4 years ago
- ☆25Nov 4, 2023Updated 2 years ago
- AI based Mental Health Counsellor / Mental Health Assistant☆45May 26, 2025Updated last year
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆10May 7, 2024Updated 2 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆35May 20, 2020Updated 6 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- The Insider’s Guide to Arm Cortex-M Development, Published by Packt☆23Jan 18, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Wishbone to AXI bridge (VHDL)☆48Aug 29, 2019Updated 6 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- ☆27Jul 20, 2022Updated 3 years ago
- Assignments of NTHU Course: Parallel Programming☆11Jan 14, 2019Updated 7 years ago
- Using TVM to depoly Transformer on CPU and GPU☆11Aug 25, 2021Updated 4 years ago
- Machine Learning on Arduino's Repository☆11Sep 12, 2020Updated 5 years ago
- Parallel implementation of the Advanced Encryption Standard.☆10Nov 13, 2018Updated 7 years ago
- ☆15Nov 12, 2023Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆62Jul 9, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆42Jun 6, 2024Updated 2 years ago
- Sample UVM code for axi ram dut☆39Dec 14, 2021Updated 4 years ago
- USB-to-PS2 mouse controller for FPGAs written in Verilog. Performs clock division, signal sampling, processing, error checking, and valid…☆17Feb 26, 2022Updated 4 years ago
- ☆19Mar 21, 2023Updated 3 years ago
- Creates subsets of ImageNet (e.g. ImageNet100)☆13Feb 28, 2024Updated 2 years ago
- ☆14Feb 16, 2018Updated 8 years ago
- ☆14Mar 1, 2020Updated 6 years ago