Alternatives and similar repositories for Verilog-HDL-FSM-ATM

Users that are interested in Verilog-HDL-FSM-ATM are comparing it to the libraries listed below

• bywmm / Bi-GCN
  Implementation of "Binary Graph Convolutional Network", CVPR 2021, and TPAMI 2024.
  ☆26Updated last year
• camlsys / degree-quant
  ICLR 2021
  ☆48Updated 4 years ago
• yang-le / riscv_cpu
  a simple riscv cpu
  ☆22Updated 2 years ago
• ZPowerZ / citeseer-dataset
  ☆5Updated 9 years ago
• zirui-ray-liu / Exact
  ☆21Updated 3 years ago
• mengyangniu / ogbn-papers100m-sage
  ☆13Updated 4 years ago
• spike556 / HuffmanCode
  hardware implement of huffman coding(written in verilog)
  ☆12Updated 7 years ago
• eleven-3 / fft_verilog
  使用verilog实现流水线 FFT
  ☆14Updated last year
• Zhu-Zhenhua / MNSIM_Python
  MNSIM_Python_v1.0. The former circuits-level version link: https://github.com/Zhu-Zhenhua/MNSIM_V1.1
  ☆34Updated last year
• rlin27 / BATMANN
  Implementation for paper "BATMANN: A Binarized-All-Through Memory-Augmented Neural Network for Efficient In-Memory Computing"
  ☆12Updated 3 years ago
• shaoyiHusky / SparseProgressiveDistillation
  ☆12Updated last year
• Kelvinyu1117 / LSQ-implementation
  This is an unofficial implementation of the paper - LEARNED STEP SIZE QUANTIZATION at ICLR 2020
  ☆8Updated 4 years ago
• sigeisler / robustness_of_gnns_at_scale
  This repository contains the official implementation of the paper "Robustness of Graph Neural Networks at Scale" (NeurIPS, 2021).
  ☆30Updated last year
• liuqdev / 8-bits-RISC-CPU-Verilog
  Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC（精简指令集）CPU（中央处理器）简单结构和Verilog实现。
  ☆148Updated 6 years ago
• elliothe / N3H_Core
  [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
  ☆12Updated 3 years ago
• cornell-zhang / Polynormer
  Polynormer: Polynomial-Expressive Graph Transformer in Linear Time
  ☆41Updated last year
• elliothe / BFA
  Pytorch implementation of Bit-Flip based adversarial weight Attack (BFA)
  ☆33Updated 4 years ago
• suburaaj / Fpga-Implementation-of-Precise-Convolutional-Neural-Network-for-Extreme-Learning-Machine
  Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…
  ☆12Updated 5 years ago
• adki / RTL-Design-For-FPGA
  Engineering Program on RTL Design for FPGA Accelerator
  ☆29Updated 4 years ago
• 19801201 / Ultra_low_power_CNN_Accelerated
  ☆10Updated 3 years ago
• yportne13 / SpinalResNet
  AdderNet ResNet20 for cifar10 written in SpinalHDL
  ☆35Updated 4 years ago
• menggg22 / CAMASim
  A comprehensive content-addressable accelerator simulation framework.
  ☆18Updated 8 months ago
• skepsun / SAGN_with_SLE
  ☆37Updated 3 years ago
• DeamonYang / FPGA_SYNC_ASYNC_FIFO
  FPGA 同步FIFO与异步FIFO
  ☆31Updated 6 years ago
• lesliepy99 / RAG-EDA
  ☆15Updated 3 months ago
• zyzheng17 / DeepGate3
  DeepGate3 for ICCAD2024
  ☆11Updated last month
• shun6-6 / Tri_Eth_UDP_pro_stack
  基于FPGA的三速以太网UDP协议栈设计
  ☆27Updated last year
• BiEchi / chipyard
  ☆10Updated 3 years ago
• devnkong / VQ-GNN
  Official implementation of our VQ-GNN paper (NeurIPS2021)
  ☆38Updated 3 years ago
• MICSim-official / MICSim_V1.0
  Official code of paper "MICSim: A Modular Simulator for Mixed-signal Compute-in-Memory based AI Accelerator", ASP-DAC 2025
  ☆26Updated 4 months ago