This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsing, Parallel fault simulation, Deductive fault simulation.
☆11Nov 16, 2021Updated 4 years ago
Alternatives and similar repositories for Fault-collapsing-and-Fault-simulation
Users that are interested in Fault-collapsing-and-Fault-simulation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- opensource EDA tool flor VLSI design☆38Sep 17, 2023Updated 3 years ago
- local handling for Tuya devices☆17Sep 27, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MSC bootloader for STM32F103 (Blue Pill etc)☆13Apr 9, 2022Updated 4 years ago
- A C++ -based STIL parser.☆12Apr 29, 2021Updated 5 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- FIR and LMS filter implementations in FPGAs☆15Nov 18, 2019Updated 6 years ago
- Implementation of a low-pass FIR filter in Verilog HDL.☆12Apr 12, 2024Updated 2 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆43Jun 6, 2024Updated 2 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tool for parsing an integrated circuit test file from STIL to the particular file format of a Teradyne tester.☆16May 17, 2018Updated 8 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago
- Design and implementation of a reconfigurable FIR filter in FPGA☆17Sep 26, 2022Updated 4 years ago
- Lecture about FIR filter on an FPGA☆18May 15, 2024Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AMD_Robotics_Hackathon_2025☆14Oct 22, 2026Updated last week
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- ☆16May 8, 2018Updated 8 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆18Apr 2, 2025Updated last year
- MAxPy: A Framework for Bridging Approximate Computing Circuits to its Applications☆11Jul 31, 2024Updated 2 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆14Oct 5, 2024Updated 2 years ago
- Atalanta is a modified ATPG (Automatic Test Pattern Generation) tool and fault simulator, orginally from VirginiaTech University.☆96May 7, 2024Updated 2 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆18Feb 1, 2023Updated 3 years ago
- AXI Verification using UVM Testbench☆16Oct 20, 2024Updated 2 years ago
- ☆11Sep 21, 2026Updated last month
- ☆25Oct 3, 2025Updated last year
- LZW Compressoion algorithm in verilog☆16Dec 19, 2013Updated 12 years ago