This repository contains the implementation of an SPI (Serial Peripheral Interface) communication protocol with single port sync RAM.
☆11Jan 31, 2025Updated last year
Alternatives and similar repositories for SPI_Slave_With_Single_Port_Memory
Users that are interested in SPI_Slave_With_Single_Port_Memory are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆19Sep 5, 2024Updated 2 years ago
- Verification IP project for I3C protocol☆29May 28, 2026Updated 5 months ago
- A comprehensive repository for Compute Express Link (CXL) resources: covering research papers, specifications, simulation/emulation tools…☆32Feb 24, 2026Updated 8 months ago
- Voting machine implemented in verilog☆10Apr 8, 2023Updated 3 years ago
- RTL implementation for Advanced Encryption Standard (AES) in Verilog. Synthesis Done in Synopsys DC.☆10Dec 11, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 5 years ago
- Medium Access Control layer of 802.15.4☆15Nov 14, 2014Updated 11 years ago
- ☆11Feb 11, 2019Updated 7 years ago
- Lightweight transaction recording for SystemC☆11Oct 21, 2026Updated 2 weeks ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- 16 bit CPU created in Vivado with Verilog☆23Jun 30, 2022Updated 4 years ago
- Verilog Code for I2C Protocol☆20Nov 12, 2020Updated 5 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆23Jul 7, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This course walks you through the Linux OS commands and usage.☆21Sep 26, 2022Updated 4 years ago
- 32 bit pipelined binary floating point adder using IEEE-754 Single Precision Format in Verilog☆18Aug 27, 2020Updated 6 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆20Jan 30, 2020Updated 6 years ago
- Online documentation can be found at https://minres.github.io/SCViewer/☆22Aug 17, 2026Updated 2 months ago
- To design test bench of the APB protocol☆21Dec 30, 2020Updated 5 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- This repo contains a collection of Verilog+System Verilog+RTL+UVM+Protocols Projects☆34May 23, 2026Updated 5 months ago
- I2C slave Verilog Design and TestBench☆27May 9, 2019Updated 7 years ago
- Peeps: know your people skill☆25May 7, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- portable template for quick start with https://gist.github.com/karpathy/442a6bf555914893e9891c11519de94f☆26Apr 5, 2026Updated 7 months ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆34Apr 29, 2024Updated 2 years ago
- End-to-End Open-Source I2C GPIO Expander☆45Sep 24, 2026Updated last month
- ☆47Mar 9, 2026Updated 7 months ago
- ☆59Oct 11, 2026Updated 3 weeks ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆51Dec 30, 2024Updated last year
- Mirror of tachyon-da cvc Verilog simulator☆59Mar 16, 2026Updated 7 months ago
- Textbook for advanced students and engineers on modern SoC design using Arm Cortex-A: architecture, interconnects, validation, and fabric…☆58Jun 11, 2025Updated last year
- Qwen3.6-27B on dual RTX 3090 — TP=2 recipe, vLLM nightly, MTP + fp8 KV, validated for concurrent serving☆57Apr 28, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆52Jul 8, 2026Updated 3 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆64Oct 27, 2024Updated 2 years ago
- Master the technique of confidently writing robust C++ code☆67Oct 29, 2019Updated 7 years ago
- Synthesizable Floating point unit written using Verilog. Supports 32-bit (Single-Precision) Multiplication, Addition and Division and Squ…☆77Aug 10, 2024Updated 2 years ago
- Structured UVM Course☆77Jan 4, 2024Updated 2 years ago
- Python for Everybody Specialization - University of Michigan - Coursera☆132Feb 22, 2019Updated 7 years ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago