16 bit CPU created in Vivado with Verilog
☆22Jun 30, 2022Updated 3 years ago
Alternatives and similar repositories for 16bitCPU-Verilog
Users that are interested in 16bitCPU-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆16Aug 26, 2021Updated 4 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆59Nov 30, 2022Updated 3 years ago
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆22Jul 7, 2024Updated last year
- An automatic speaker recognition system built from digital signal processing tools, Vector Quantization and LBG algorithm☆10May 24, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15Jun 28, 2021Updated 4 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- ☆11Feb 11, 2019Updated 7 years ago
- Implementation of Zhang's camera calibration method.☆13Jan 4, 2021Updated 5 years ago
- Polar Codes Implementation on Vhdl☆14Jun 4, 2016Updated 9 years ago
- few python scripts to clone all IP cores from opencores.org☆27Jan 8, 2024Updated 2 years ago
- Designed a recognition scheme, scaling efficiently to a great number of objects: extracted SIFT features for each image, and arranged t…☆21Aug 10, 2014Updated 11 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Dec 17, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Hardware Viterbi Decoder in verilog☆31May 28, 2019Updated 6 years ago
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆140Apr 3, 2020Updated 6 years ago
- Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic☆32May 6, 2017Updated 8 years ago
- An implementation of incremental structure from motion☆31Mar 10, 2020Updated 6 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 14 years ago
- A homography estimation project using a RANSAC algorithm.☆27Nov 23, 2022Updated 3 years ago
- Automatic skew correction using corner detectors and homography with opencv tools☆40Sep 24, 2019Updated 6 years ago
- Python implementation of bundle adjustment☆58Dec 14, 2012Updated 13 years ago
- Image Classification and Matching Using Local Features and Homography☆51Jun 30, 2016Updated 9 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The Ros package to track and get position in world of the selected object. Written on Python Opencv with SIFT + Homography + PnP + blue d…☆51Mar 21, 2019Updated 7 years ago
- For aspiring hardware engineers out there.☆83Mar 16, 2025Updated last year
- MATLAB Imitation Modeling for the BER of the Satellite Communication System using QPSK and OFDM Modulation with LS Channel Estimation bas…☆97Jan 26, 2025Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆78Oct 7, 2022Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆112Jul 9, 2023Updated 2 years ago
- A Python 2 based robust homography estimation via RANSAC tool☆74Oct 21, 2018Updated 7 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆160Feb 27, 2025Updated last year
- Verilog SDRAM memory controller☆364May 13, 2017Updated 8 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆10Aug 6, 2025Updated 8 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆184Jan 29, 2024Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆411Mar 5, 2026Updated last month
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆478May 31, 2023Updated 2 years ago
- 100 Days of RTL☆408Aug 15, 2024Updated last year
- The Graph-Cut RANSAC algorithm proposed in paper: Daniel Barath and Jiri Matas; Graph-Cut RANSAC, Conference on Computer Vision and Patte…☆466Nov 4, 2025Updated 5 months ago
- The MAGSAC algorithm for robust model fitting without using an inlier-outlier threshold☆485Mar 9, 2026Updated last month
- Joint Deep Matcher for Points and Lines 🖼️💥🖼️ (ICCV 2023)☆655Apr 7, 2025Updated last year