lorentsinani / 16bitCPU-VerilogLinks
16 bit CPU created in Vivado with Verilog
☆18Updated 2 years ago
Alternatives and similar repositories for 16bitCPU-Verilog
Users that are interested in 16bitCPU-Verilog are comparing it to the libraries listed below
Sorting:
- Single Cycle MIPS Pipelined Processor using Verilog☆14Updated 3 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆61Updated 2 years ago
- A complete UVM TB for verification of single port 64KB RAM☆16Updated 4 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- ☆16Updated last year
- ☆41Updated last year
- ☆111Updated last year
- ☆43Updated 4 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆91Updated last year
- Implementation of a Serial Peripheral Interface(SPI) using Verilog and testing various modes of the SPI Device☆12Updated 11 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆19Updated last year
- EE4415 Project : AES Verilog☆9Updated 6 years ago
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- ☆17Updated last year
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆57Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆19Updated last month
- UVM Testbench to verify serial transmission of data between SPI master and slave☆48Updated 4 years ago
- Verilog Code for I2C Protocol☆18Updated 4 years ago
- ☆10Updated last year
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆11Updated 10 months ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆14Updated 5 months ago
- ☆16Updated last year
- Verilog Project☆12Updated 3 years ago
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆130Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆80Updated last year
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆11Updated 10 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆17Updated this week