lorentsinani / 16bitCPU-Verilog
16 bit CPU created in Vivado with Verilog
☆16Updated 2 years ago
Related projects: ⓘ
- Simple Pipelined 32 bit RISC Processor☆13Updated 3 years ago
- Single Cycle MIPS Pipelined Processor using Verilog☆13Updated 3 years ago
- ☆38Updated last year
- EE4415 Project : AES Verilog☆9Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆47Updated last year
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- ☆9Updated last year
- ☆16Updated 8 months ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆34Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆42Updated last year
- Architectural design of data router in verilog☆26Updated 4 years ago
- ☆13Updated 6 months ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆14Updated 3 years ago
- ☆97Updated 8 months ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆49Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆20Updated last year
- ☆16Updated 5 months ago
- ☆11Updated 11 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆62Updated last year
- ☆35Updated 3 years ago
- IEEE Executive project for the year 2021-2022☆8Updated last year
- ☆22Updated last year
- 5-stage pipelined 32-bit MIPS microprocessor in Verilog☆115Updated 4 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆14Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆15Updated 11 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆88Updated 7 months ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆92Updated 2 years ago
- ☆12Updated 10 months ago
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated last year