Implementation of a low-pass FIR filter in Verilog HDL.
☆12Apr 12, 2024Updated 2 years ago
Alternatives and similar repositories for FIR-Filter
Users that are interested in FIR-Filter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Hardware implementation (Verilog) and Software Implementation (MATLAB) of IEEE's 802.11a standard for transmitter and receiver sides of W…☆14Feb 19, 2022Updated 4 years ago
- Lecture about FIR filter on an FPGA☆17May 15, 2024Updated 2 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Cache-accel: FPGA Accelerated Multi-Core Cache Simulator☆14Mar 12, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ECG signals acquired using a sensor has a lot of noise due to lung sounds and EMG. The noise due to lung sounds, EMG can be removed by us…☆13Nov 8, 2019Updated 6 years ago
- ☆12Jan 23, 2022Updated 4 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- 16-Point FFT is developed in order to accurately model that of the MATLAB function. . The module successfully tested using verilog testbe…☆19May 27, 2016Updated 10 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A multiply core generator☆16Jun 25, 2020Updated 6 years ago
- YOLOv8 object detection deployment on STM32N6 using STM32AI Model Zoo☆16Apr 21, 2026Updated 6 months ago
- ☆11Aug 2, 2024Updated 2 years ago
- Design and UVM Verification of an ALU☆13Jun 14, 2024Updated 2 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- FIR and LMS filter implementations in FPGAs☆15Nov 18, 2019Updated 6 years ago
- I2C master/slave Core☆15Jul 17, 2014Updated 12 years ago
- HBS (Hardware Build System) - the build system for hardware description projects.☆13Jul 26, 2026Updated 3 months ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 7 years ago
- DDS function generator (sinus/triangle/TTL) with AD9833 and AD5452☆12Nov 20, 2025Updated 11 months ago
- Verilog HDL code and Finite State Machine (FSM) for a simple ATM☆13Jul 26, 2020Updated 6 years ago
- Brushless Motor Control Board with DRV8301☆11May 11, 2021Updated 5 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- A Crop Yield prediction model which is using Machine Learning Ensemble Regression Algorithms☆17Jan 22, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Bare metal RISC-V assembly examples for Spike (no pk)☆18Oct 14, 2023Updated 3 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- Design and implementation of a reconfigurable FIR filter in FPGA☆17Sep 26, 2022Updated 4 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆19Jul 21, 2020Updated 6 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- VHDL Implementation☆15Oct 9, 2014Updated 12 years ago
- Experiments on MCU with help Jupyter Notebook and REMCU Lib☆22Apr 6, 2020Updated 6 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 5 years ago
- A few simple example projects demonstrating how to use some core features of STM32 UART peripherals.☆15Jul 24, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆23Nov 18, 2025Updated 11 months ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆18Feb 1, 2023Updated 3 years ago
- 8 bit binary displayed as hex on two 7 segment displays (a bus monitor)☆10Feb 10, 2024Updated 2 years ago
- The FlexFringe tool for flexible learning of state machines (deterministic automata) from traces. See the paper at https://arxiv.org/abs/…☆26Oct 19, 2026Updated last week
- ☆25Oct 3, 2025Updated last year
- Notes on flashing the ice40 board(s) by Olimex using a raspberry pi☆12Mar 25, 2017Updated 9 years ago
- 5 days (30 hours) is all what took me to learn the basics and design a pipelined RV32I core. Check this article to know more !☆14Feb 2, 2022Updated 4 years ago