Eclipse based IDE for RISC-V bare metal software development.
☆20Nov 21, 2019Updated 6 years ago
Alternatives and similar repositories for SoftConsole
Users that are interested in SoftConsole are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- FreeBSD src tree☆18Oct 12, 2020Updated 5 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 13 years ago
- Open-source version of SpaceWire-to-GigabitEther using ZestET1☆27Feb 15, 2016Updated 10 years ago
- 300 MHz to 3800 MHz TCVR daughter card for the Parallella board☆18Aug 28, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆21Feb 12, 2017Updated 9 years ago
- ☆14Jun 22, 2022Updated 4 years ago
- uRV RISC-V core☆19Sep 29, 2015Updated 10 years ago
- Future Electronics Creative Eval Board featuring a Microsemi SmartFusion2 or IGLOO2 FPGA☆17Oct 7, 2019Updated 6 years ago
- ☆14Jun 30, 2019Updated 7 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 8 months ago
- VHDL implementation of CCSDS123 compression standard☆10Mar 30, 2019Updated 7 years ago
- ☆15Nov 11, 2015Updated 10 years ago
- ☆10Mar 31, 2015Updated 11 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆30Oct 20, 2015Updated 10 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 4 years ago
- HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.☆31Apr 16, 2026Updated 2 months ago
- JIRA 9P fileserver☆17Oct 28, 2020Updated 5 years ago
- Small, but powerful FPGA development board based on the Lattice ECP5.☆76Jun 2, 2019Updated 7 years ago
- Verilog parsing and generator crate.☆22Apr 16, 2020Updated 6 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆20Sep 2, 2023Updated 2 years ago
- PCR-LAMP Diagnostic Device☆11Sep 2, 2020Updated 5 years ago
- 9P protocol implementation in Go☆18Oct 28, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- ☆40Sep 17, 2021Updated 4 years ago
- USB HID host demo for STM32F4 Discovery : gcc + make☆12Jan 28, 2013Updated 13 years ago
- I2C driver (bare metal) for Freescale Kinetis microcontrollers, uses the Bus Pirate convention. ➡️☆10Feb 10, 2021Updated 5 years ago
- FPGA based modular synth.☆20Jan 8, 2017Updated 9 years ago
- ☆19Jun 30, 2015Updated 11 years ago
- Yet another try to run Intel's cdv driver on newer kernels.☆25Oct 22, 2013Updated 12 years ago
- ☆27Jun 26, 2014Updated 12 years ago
- Arduino TestSuite to automate Arduino unit tests☆17Jun 10, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LabVIEW control for BEC experiments☆12Aug 6, 2019Updated 6 years ago
- Finetuning Mask2Former on semantic segmentation using custom dataset☆15May 31, 2024Updated 2 years ago
- Software tools (video stream and other), should not be platform (spi, logibone, etc) specific☆20Updated this week
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Simple implementation of cache using VHDL☆20Jun 5, 2017Updated 9 years ago
- ☆16Apr 28, 2026Updated 2 months ago
- Open source version of the client software package for the aXbo Sleep Phase Alarm Clock.☆18Apr 1, 2021Updated 5 years ago