Alternatives and similar repositories for qucsator:

Users that are interested in qucsator are comparing it to the libraries listed below

• Qucs / qucs-help
  Qucs-Help documentation
  ☆11Updated 6 years ago
• Qucs / gnucsator
  This package provides a gnucap based qucsator implementation.
  ☆13Updated last week
• ra3xdh / qucsator_rf
  Qucsator-RF is RF circuit simulation kernel for Qucs-S
  ☆17Updated last month
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆31Updated 9 months ago
• wulffern / ciccreator
  Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…
  ☆25Updated 3 weeks ago
• FOSSEE / nghdl
  This repository contain source code for ngspice and ghdl integration
  ☆30Updated 3 weeks ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆30Updated 4 years ago
• ra3xdh / qucs
  This repository is archived. Use Qucs-S instead
  ☆25Updated 2 years ago
• Open-RFlab / octave-openems-hll
  openEMS High-level layer
  ☆17Updated 2 years ago
• ediloren / FastHenry2
  FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…
  ☆57Updated 5 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆37Updated last year
• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆96Updated 2 years ago
• RTimothyEdwards / XCircuit
  XCircuit circuit drawing and schematic capture tool
  ☆112Updated 10 months ago
• PyLCARS / PythonUberHDL
  Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL
  ☆35Updated 6 years ago
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 6 years ago
• f4pga / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)
  ☆32Updated 3 years ago
• The-OpenROAD-Project / OpenRCX
  ☆22Updated 4 years ago
• TinyTapeout / tt-support-tools
  tools used by project repos to test configuration, generate OpenLane run summaries and documentation
  ☆18Updated last week
• Isotel / mixedsim
  Hardware Design Tool - Mixed Signal Simulation with Verilog
  ☆76Updated last month
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆53Updated last year
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆112Updated 3 weeks ago
• ediloren / EM-Workbench-for-FreeCAD
  This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…
  ☆60Updated 9 months ago
• aidangoettsch / asg
  An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.
  ☆21Updated 4 years ago
• IHP-GmbH / IHP-Open-DesignLib
  Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/
  ☆27Updated last month
• tilk / yosys2digitaljs
  Export netlists from Yosys to DigitalJS
  ☆47Updated last year
• capn-freako / PyBERT
  Serial communication link bit error rate tester simulator, written in Python.
  ☆102Updated 3 months ago
• TinyTapeout / tt-multiplexer
  ☆15Updated last month
• gnucap / gnucap
  gnucap mirror (read only)
  ☆21Updated 2 weeks ago
• mattvenn / efabless_project_tool
  Tool to fetch and parse data about Efabless MPW projects
  ☆16Updated 2 years ago
• Open-RFlab / Open-RFlab
  RF electronics engineering ecosystem
  ☆25Updated 2 years ago