Qucs / qucsator
Circuit simulator of the Qucs project
☆28Updated 3 months ago
Alternatives and similar repositories for qucsator:
Users that are interested in qucsator are comparing it to the libraries listed below
- This package provides a gnucap based qucsator implementation.☆13Updated last week
- Qucs-Help documentation☆11Updated 6 years ago
- Qucsator-RF is RF circuit simulation kernel for Qucs-S☆20Updated last week
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆59Updated 5 years ago
- ADMS is a code generator for the Verilog-AMS language☆99Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆32Updated last week
- gnucap mirror (read only)☆24Updated this week
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆43Updated last week
- QUCS, (http://qucs.sf.net), is a powerful open-source circuit simulator, python-qucs is a Python package that allows to automate the proc…☆24Updated 3 years ago
- This repository contain source code for ngspice and ghdl integration☆30Updated 3 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆76Updated 3 months ago
- Python bindings for ngspice simulation engine☆68Updated 5 years ago
- XCircuit circuit drawing and schematic capture tool☆115Updated last week
- Open-source version of SLiCAP, implemented in python☆36Updated 4 months ago
- This project is dedicated to building an ElectroMagnetic workbench for FreeCAD. FreeCAD is a free 3D parametric CAD. FreeCAD is used as p…☆62Updated last year
- This repository is archived. Use Qucs-S instead☆25Updated 3 years ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆23Updated 4 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆115Updated last week
- Coriolis VLSI EDA Tool (LIP6)☆62Updated this week
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆46Updated 9 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆19Updated this week
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆27Updated last month
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Torc: Tools for Open Reconfigurable Computing☆38Updated 8 years ago
- BAG framework☆40Updated 8 months ago
- RF electronics engineering ecosystem☆26Updated 3 years ago
- Python Jupyter Notebooks and FPGA designs showcasing what myHDL can do over traditional Verilog or VHDL☆36Updated 6 years ago
- Digital Circuit rendering engine☆38Updated last year
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆17Updated 3 years ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated last year