imr / ngspice
mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
☆205Updated this week
Alternatives and similar repositories for ngspice:
Users that are interested in ngspice are comparing it to the libraries listed below
- ☆154Updated 10 months ago
- ADMS is a code generator for the Verilog-AMS language☆99Updated 2 years ago
- The Xyce™ Parallel Electronic Simulator☆46Updated 2 weeks ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆373Updated this week
- XCircuit circuit drawing and schematic capture tool☆115Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆206Updated 5 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆115Updated last week
- Magic VLSI Layout Tool☆527Updated last week
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆76Updated 4 months ago
- ☆112Updated 4 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆389Updated last year
- An innovative Verilog-A compiler☆148Updated 7 months ago
- Qrouter detail router for digital ASIC designs☆57Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆275Updated last year
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆704Updated 8 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆314Updated last week
- Open-source version of SLiCAP, implemented in python☆36Updated 4 months ago
- Verilog-A simulation models☆68Updated 3 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆270Updated last week
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆218Updated 7 months ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆159Updated 3 weeks ago
- a SPICE-like electronic circuit simulator written in Python☆363Updated 11 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆149Updated 10 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆281Updated this week
- Fork from https://sourceforge.net/projects/gds3d☆68Updated 10 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆387Updated 2 weeks ago
- ☆110Updated last year
- https://caravel-user-project.readthedocs.io☆197Updated last month
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆46Updated 9 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆320Updated last month