imr / ngspiceLinks
mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
☆221Updated this week
Alternatives and similar repositories for ngspice
Users that are interested in ngspice are comparing it to the libraries listed below
Sorting:
- ☆188Updated last year
- ADMS is a code generator for some of Verilog-A☆101Updated 2 years ago
- The Xyce™ Parallel Electronic Simulator☆98Updated this week
- XCircuit circuit drawing and schematic capture tool☆124Updated 6 months ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆176Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆412Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆219Updated last year
- a SPICE-like electronic circuit simulator written in Python☆373Updated last year
- ☆112Updated 4 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆235Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆123Updated last week
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆50Updated 9 years ago
- Circuit simulator of the Qucs project☆31Updated 10 months ago
- Qrouter detail router for digital ASIC designs☆57Updated 6 months ago
- Qucsator-RF is RF circuit simulation kernel for Qucs-S☆26Updated 3 months ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆87Updated 10 months ago
- Magic VLSI Layout Tool☆575Updated last week
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆760Updated last year
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- Lcapy is a Python package for symbolic linear circuit analysis and signal processing. It uses SymPy for symbolic mathematics.☆277Updated last week
- Verilog-A simulation models☆84Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆67Updated 5 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆114Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆430Updated 2 years ago
- SPICE netlist visualizer☆69Updated this week
- VerilogCreator is a QtCreator based IDE for Verilog 2005☆171Updated 3 years ago
- An innovative Verilog-A compiler☆167Updated last year
- Fully Open Source FASOC generators built on top of open-source EDA tools☆295Updated last week