imr / ngspice
mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
☆187Updated this week
Related projects ⓘ
Alternatives and complementary repositories for ngspice
- ☆125Updated 5 months ago
- ADMS is a code generator for the Verilog-AMS language☆93Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆334Updated this week
- The Xyce™ Parallel Electronic Simulator☆9Updated 3 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆194Updated 3 weeks ago
- XCircuit circuit drawing and schematic capture tool☆111Updated 7 months ago
- ☆107Updated 3 years ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆201Updated 3 months ago
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆144Updated last week
- Fork from https://sourceforge.net/projects/gds3d☆67Updated 5 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆109Updated last week
- Magic VLSI Layout Tool☆495Updated this week
- Qrouter detail router for digital ASIC designs☆56Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆267Updated 7 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated 2 weeks ago
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆660Updated 3 months ago
- Circuit simulator of the Qucs project☆24Updated 8 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆372Updated last year
- FOSS Flow For FPGA☆361Updated last month
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆70Updated 5 years ago
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆295Updated 2 weeks ago
- ☆107Updated last year
- Regression test suite for Icarus Verilog. (OBSOLETE)☆116Updated last year
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆141Updated 5 months ago
- HDL symbol generator☆185Updated last year
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆657Updated 3 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆273Updated this week
- a SPICE-like electronic circuit simulator written in Python☆353Updated 6 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆368Updated last week
- An innovative Verilog-A compiler☆129Updated 3 months ago