imr / ngspiceLinks
mirror of ngspice repo at git://git.code.sf.net/p/ngspice/ngspice ngspice-ngspice
☆225Updated this week
Alternatives and similar repositories for ngspice
Users that are interested in ngspice are comparing it to the libraries listed below
Sorting:
- ☆202Updated last year
- ADMS is a code generator for some of Verilog-A☆103Updated 3 years ago
- The Xyce™ Parallel Electronic Simulator☆111Updated last week
- XCircuit circuit drawing and schematic capture tool☆134Updated 2 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆436Updated this week
- XicTools: Xic graphical editor, WRspice circuit simulator, and accessories. for electronic design.☆179Updated 2 months ago
- FastCap is the premium capacitance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastCap …☆51Updated 10 years ago
- Circuit simulator of the Qucs project☆31Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- Fork from https://sourceforge.net/projects/gds3d☆68Updated last year
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆243Updated last year
- ☆114Updated 4 years ago
- Simulate electronic circuit using Python and the Ngspice / Xyce simulators☆783Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆127Updated last week
- Qucsator-RF is RF circuit simulation kernel for Qucs-S☆28Updated 6 months ago
- FastHenry is the premium inductance solver originally developed at M.I.T. on Unix platform. A de-facto golden reference standard, FastHen…☆71Updated 6 years ago
- Magic VLSI Layout Tool☆605Updated this week
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆89Updated last year
- a SPICE-like electronic circuit simulator written in Python☆379Updated last year
- Qrouter detail router for digital ASIC designs☆57Updated 2 months ago
- SPICE netlist visualizer☆83Updated 3 weeks ago
- Open-source version of SLiCAP, implemented in python☆37Updated last year
- Serial communication link bit error rate tester simulator, written in Python.☆120Updated last month
- An innovative Verilog-A compiler☆177Updated last year
- Circuit simulator written in python☆98Updated 3 years ago
- A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep☆94Updated 3 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆301Updated this week
- Lcapy is a Python package for symbolic linear circuit analysis and signal processing. It uses SymPy for symbolic mathematics.☆283Updated last week
- Python tools for signal integrity applications☆164Updated last month
- Verilog-A simulation models☆91Updated 2 months ago