This project is primarily aimed at showcasing an EDA toolchain based on the OpenClaw framework, in which our own research work is also demonstrated. The project will be continuously updated to support the integration of more of our research outcomes, open-source tools, and commercial tools into the toolchain in the form of additional plugins.
☆67Apr 2, 2026Updated 7 months ago
Alternatives and similar repositories for RTL-CLAW
Users that are interested in RTL-CLAW are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆34May 4, 2025Updated last year
- ☆25May 8, 2025Updated last year
- ☆10Aug 3, 2026Updated 3 months ago
- skill for vivado☆15Mar 16, 2026Updated 7 months ago
- Agent skill for AMD/Xilinx Vitis HLS generation and FPGA design workflows.☆34Aug 14, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆15May 6, 2026Updated 6 months ago
- ☆11Feb 26, 2025Updated last year
- Open Source Cell Library for Predictive CNFET Technology☆18Mar 12, 2026Updated 8 months ago
- ☆17Feb 5, 2026Updated 9 months ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Jun 13, 2015Updated 11 years ago
- Multi-agent inference framework for RTL generation. A Verilog agent and a Python reference-model agent independently propose implementati…☆38Jul 27, 2026Updated 3 months ago
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆35Jun 5, 2024Updated 2 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 4 years ago
- ☆16May 6, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆63May 21, 2025Updated last year
- ☆12Jun 18, 2026Updated 4 months ago
- 广东工业大学自动化&集成学院本科课程学习笔记 Undergraduate course study notes of Schools of Automation and IC, GDUT☆32Aug 29, 2024Updated 2 years ago
- ☆59Jan 6, 2026Updated 10 months ago
- ☆14Oct 22, 2026Updated 3 weeks ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 4 years ago
- ☆16Sep 17, 2026Updated last month
- Misc documentation and specifications☆14Feb 26, 2022Updated 4 years ago
- EDA wiki☆55Mar 1, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 6 months ago
- The PE for the second generation CGRA (garnet).☆18Oct 27, 2026Updated 2 weeks ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆176Jul 8, 2026Updated 4 months ago
- ☆52Sep 16, 2026Updated last month
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 7 months ago
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆112Jul 29, 2025Updated last year
- An agent skill that turns an HDL / RTL / SoC architecture description into a clean SVG block diagram☆30Aug 10, 2026Updated 3 months ago
- Agent skill for generating and verifying AGENTS.md files for coding agents.☆15Aug 26, 2026Updated 2 months ago
- "Finding Reusable Instructions via E-Graph Anti-Unification", ASPLOS'26☆13Feb 25, 2026Updated 8 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Modular, opensource, high performance G-code interpreter and CNC controller written in Object-Oriented C++☆10Jun 17, 2016Updated 10 years ago
- This is a tutorial on standard digital design flow☆86May 24, 2021Updated 5 years ago
- ChatHLS: Towards Systematic Design Automation and Optimization for High-Level Synthesis☆14Jun 29, 2026Updated 4 months ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- Vivado MCP server — 让 Claude Code / Cursor / Codex 驱动本地 FPGA 全流程。30 个精选工具、8 个证据驱动 Prompt、doctor 环境自检、GUI/Tcl/attach 会话，以及时序和 CRITICAL WAR…☆174Nov 2, 2026Updated last week
- ☆25Apr 9, 2025Updated last year
- Fix syntax errors of LLM-generated RTL☆60May 23, 2024Updated 2 years ago
Are these results useful?