PulseRain / FP51_fast_core
PulseRain FP51-1T MCU core
☆9Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for FP51_fast_core
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆22Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- ☆14Updated 2 years ago
- ☆23Updated 11 months ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆16Updated 6 years ago
- FPGA board-level debugging and reverse-engineering tool☆29Updated last year
- ULPI Link Wrapper (USB Phy Interface)☆24Updated 4 years ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- Verilog Repository for GIT☆30Updated 3 years ago
- PulseRain FP51 MCU, with peripherals☆13Updated 6 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆18Updated 6 years ago
- USB capture IP☆19Updated 4 years ago
- Simplified environment for litex☆13Updated 4 years ago
- ☆17Updated 4 years ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 3 years ago
- turbo 8051☆28Updated 7 years ago
- ☆20Updated 2 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆16Updated last year
- Xilinx IP repository☆13Updated 6 years ago
- Wishbone to ARM AMBA 4 AXI☆13Updated 5 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Misc open FPGA flow examples☆8Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 5 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆13Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17Updated 6 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- ☆15Updated 4 years ago