PulseRain / FP51_fast_coreLinks
PulseRain FP51-1T MCU core
☆9Updated 7 years ago
Alternatives and similar repositories for FP51_fast_core
Users that are interested in FP51_fast_core are comparing it to the libraries listed below
Sorting:
- Xilinx JTAG Toolchain on Digilent Arty board☆17Updated 7 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆20Updated 3 years ago
- USB capture IP☆21Updated 5 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Harmon Instruments FIFO to PCI Express interface☆11Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last week
- USB Full Speed PHY☆45Updated 5 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆33Updated 7 months ago
- ☆30Updated 8 years ago
- ☆30Updated last year
- LMAC Core1 - Ethernet 1G/100M/10M☆17Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Repository containing the DSP gateware cores☆13Updated this week
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14Updated 9 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- turbo 8051☆29Updated 7 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆16Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Updated 5 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago