PulseRain / FP51_fast_core
PulseRain FP51-1T MCU core
☆9Updated 7 years ago
Alternatives and similar repositories for FP51_fast_core:
Users that are interested in FP51_fast_core are comparing it to the libraries listed below
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆26Updated 3 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆24Updated 3 years ago
- USB capture IP☆21Updated 4 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆32Updated 5 months ago
- ☆15Updated 3 years ago
- PulseRain FP51 MCU, with peripherals☆14Updated 7 years ago
- Xilinx IP repository☆13Updated 7 years ago
- ☆20Updated 2 years ago
- ☆18Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated last month
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Updated 2 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14Updated 8 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆32Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆57Updated 2 weeks ago
- turbo 8051☆29Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- Verilog Repository for GIT☆32Updated 4 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- an sata controller using smallest resource.☆15Updated 11 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- ☆27Updated last year
- USB 1.1 Host and Function IP core☆22Updated 10 years ago
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆28Updated 8 years ago