yatisht / darwin
Darwin: A co-processor for long read alignment
☆16Updated 6 years ago
Alternatives and similar repositories for darwin:
Users that are interested in darwin are comparing it to the libraries listed below
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 2 years ago
- ☆29Updated 6 months ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Updated 7 years ago
- ☆25Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 9 months ago
- A benchmark suite to study the performance characteristics of genomics applications☆29Updated 6 months ago
- EQueue Dialect☆40Updated 3 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆43Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 5 years ago
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆76Updated 11 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- ☆25Updated last year
- Co-processor for whole genome alignment☆13Updated 4 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- ☆66Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆54Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆13Updated 2 years ago
- ☆23Updated 4 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- A Cycle-level simulator for M2NDP☆26Updated 4 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- PIMeval simulator and PIMbench suite☆23Updated last week
- ☆16Updated last year
- ☆91Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆42Updated last year