Alternatives and similar repositories for BatterylessSim

Users that are interested in BatterylessSim are comparing it to the libraries listed below

• EEESlab / CMSIS_NN-INTQ
  INT-Q Extension of the CMSIS-NN library for ARM Cortex-M target
  ☆18Updated 5 years ago
• learning1234embed / Intermittent-Learning
  [UbiComp 2020] Intermittent Learning: On-Device Machine Learning on Intermittently Powered System
  ☆11Updated 4 years ago
• Accelergy-Project / accelergy
  Accelergy is an energy estimation infrastructure for accelerator energy estimations
  ☆136Updated 2 months ago
• gmbhat / human-activity-recognition
  Source code and data sets for online human activity recognition
  ☆19Updated 4 years ago
• CMUAbstract / SONIC
  Release repo for SONIC and TAILS
  ☆20Updated 4 years ago
• hyoukjun / MAESTRO
  MAESTRO binary release
  ☆22Updated 5 years ago
• UCLA-VAST / FlexCNN
  ☆71Updated 2 years ago
• UCLA-VAST / CLINK
  Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.
  ☆17Updated 5 years ago
• arc-research-lab / CHARM
  CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture
  ☆142Updated this week
• harvard-acc / smaug
  SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin
  ☆109Updated 2 years ago
• PERSISTLab / ekho
  Ekho: Realistic and Repeatable Experimentation for Tiny Energy-Harvesting Sensors
  ☆19Updated 6 years ago
• xupgit / System-Design-on-Zynq-using-SDSoC
  ☆8Updated 6 years ago
• harvard-acc / ALADDIN
  A pre-RTL, power-performance model for fixed-function accelerators
  ☆176Updated last year
• harvard-acc / gem5-aladdin
  End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.
  ☆235Updated 2 years ago
• DPCEKY / systolic-array
  HLS implemented systolic array structure
  ☆41Updated 7 years ago
• EEESlab / CMix-NN
  CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices
  ☆41Updated 5 years ago
• Angela-WangBo / Shenjing-RTL
  This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator
  ☆17Updated 5 years ago
• neurosim / DNN_NeuroSim_V2.0
  Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)
  ☆48Updated 3 years ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆195Updated last week
• georgia-tech-synergy-lab / SIGMA
  RTL implementation of Flex-DPE.
  ☆99Updated 5 years ago
• maeri-project / MAERI_bsv_isca2018
  MAERI public release
  ☆31Updated 3 years ago
• Xilinx / ResNet50-PYNQ
  Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
  ☆58Updated 3 years ago
• vineodd / PIMSim
  PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.
  ☆199Updated 2 years ago
• amiq-consulting / CNN-using-HLS
  Convolutional Neural Network Using High Level Synthesis
  ☆87Updated 4 years ago
• awai54st / LUTNet
  ☆57Updated 5 years ago
• awai54st / Logic-Shrinkage
  ☆23Updated 2 years ago
• KULeuven-MICAS / snax_cluster
  A heterogeneous accelerator-centric compute cluster
  ☆15Updated this week
• fpgasystems / ZipML-PYNQ
  Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.
  ☆54Updated 7 years ago
• GATECH-EIC / AutoDNNchip
  ☆70Updated 5 years ago
• CRAFT-THU / XB-Sim
  A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration
  ☆34Updated 2 years ago