PERSISTLab / ekhoLinks
Ekho: Realistic and Repeatable Experimentation for Tiny Energy-Harvesting Sensors
☆20Updated 7 years ago
Alternatives and similar repositories for ekho
Users that are interested in ekho are comparing it to the libraries listed below
Sorting:
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Updated last year
- Open Source ZYNQ Board☆31Updated 10 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Updated 6 years ago
- RFID tag and tester in Verilog☆42Updated 12 years ago
- Expiremental Speech Recognition System using VHDL & MATLAB.☆50Updated 7 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Updated 10 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆42Updated 3 years ago
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆202Updated 7 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆61Updated 3 years ago
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆56Updated 8 years ago
- Verilog ADC interface for adc128s022 found in De0 Nano☆14Updated 10 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆61Updated 8 months ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆15Updated 8 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 3 years ago
- FPGArduino source☆70Updated 6 years ago
- ☆22Updated 2 months ago
- This is a wiki and code sharing for ZYNQ☆74Updated 9 years ago
- Triple Modular Redundancy☆28Updated 6 years ago
- VHDL/FPGA/OV7670☆33Updated 9 years ago
- ☆48Updated 10 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Updated 10 years ago
- This repository contains a set of examples of opencl code that can run on the zedboard zynq all programmable soc.☆16Updated 10 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- Collection of open-source peripherals in Verilog☆184Updated 3 years ago
- Python tools for Vivado Projects☆72Updated 6 years ago
- Collection of hardware description languages writings and code snippets☆28Updated 11 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- A port of FreeRTOS for the RISC-V ISA☆79Updated 6 years ago
- ☆14Updated 9 years ago