Opensource DDR4 Controller
☆18Sep 23, 2026Updated last month
Alternatives and similar repositories for UberDDR4
Users that are interested in UberDDR4 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quickly update a bitstream with new RAM contents☆17Jun 8, 2021Updated 5 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆36Jan 17, 2026Updated 9 months ago
- EEZ BB3+ MCU in CM5 form factor☆16Sep 18, 2026Updated last month
- Tektronix TDS 500 600 700 series Oscilloscope Software☆14Jun 7, 2024Updated 2 years ago
- ☆16Oct 12, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆47Oct 19, 2026Updated 2 weeks ago
- Static recompilation of ace combat infinity☆18Oct 22, 2026Updated last week
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- A Verilog implementation of the UART communication protocol.☆18Aug 22, 2026Updated 2 months ago
- Hamming ECC Encoder and Decoder to protect memories☆37Jan 28, 2025Updated last year
- Project Peppercorn GateMate Test Cases☆19Oct 22, 2026Updated last week
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- pcie datalink layer implementation in verilog/systemverilog☆20Sep 10, 2026Updated last month
- ☆11Nov 17, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆15Dec 19, 2025Updated 10 months ago
- 基于FPGA的图像处理☆12Sep 20, 2026Updated last month
- Simple extension boards for Olimex GateMate FPGA Board☆20Jun 30, 2025Updated last year
- ☆47Jan 28, 2024Updated 2 years ago
- NetFPGA 1G CML Live development repository☆14Jun 23, 2020Updated 6 years ago
- HRM-MoE: Efficient Sparse Pretraining with Hierarchical Reasoning☆11Jun 17, 2026Updated 4 months ago
- Transforms raw text into interconnected knowledge graphs and autonomously generates insights through advanced pattern detection. It combi…☆11Jul 29, 2026Updated 3 months ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆35Feb 2, 2026Updated 9 months ago
- IPASS -- Image Processing Algorithm Simulation Software☆12Jul 25, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PCIe (1.0a to 2.0) Virtual Root Complex model, in C, co-simulating with Verilog, SystemVerilog and VHDL, with Endpoint capabilities☆155Jun 16, 2026Updated 4 months ago
- Memory Compiler Tutorial☆15Oct 7, 2020Updated 6 years ago
- EVE Online Market MCP Server - A Model Context Protocol server for accessing EVE Online market data through ESI API☆10Jul 25, 2025Updated last year
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆101Updated this week
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆46Mar 24, 2026Updated 7 months ago
- turn qwen 3.6 27B-> AR -> diffusion (opendllm + d3llm)☆15Jun 11, 2026Updated 4 months ago
- verilog实现CLAHE（限制对比度自适应直方图均衡化）算法，并进行资源优化，含vivado综合工程。 // Verilog implementation of CLAHE (Contrast Limited Adaptive Histogram…☆21Apr 30, 2026Updated 6 months ago
- This repository contains a comprehensive collection of parameterized and configurable RTL modules written in Verilog, organized by catego…☆22Sep 23, 2025Updated last year
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆38Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Linux-supported RISC-V SoC for FPGAs, described in Verilog HDL☆23Aug 6, 2026Updated 2 months ago
- ☆14Aug 2, 2026Updated 3 months ago
- Hardware Architecture for 30fps Full-HD Guided Image Filter☆12Jul 20, 2019Updated 7 years ago
- Enhanced MCP server for Bloomberg Terminal — BDP/BDH/BDS/BQL/TA with 18 tools, caching, and dynamic screening. Based on tallinn102/bloomb…☆25Apr 19, 2026Updated 6 months ago
- ☆12Updated this week
- ☆13Jun 9, 2022Updated 4 years ago
- Generate bitstream from FPGA assembly.☆30Oct 27, 2026Updated last week