Rust support for the open-source NEORV32 RISC-V microcontroller.
☆14Feb 19, 2026Updated 8 months ago
Alternatives and similar repositories for neorv32-rs
Users that are interested in neorv32-rs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆18Oct 4, 2026Updated 2 weeks ago
- wzv — record now, get waveforms later☆25Aug 29, 2026Updated last month
- ☆13Jun 29, 2021Updated 5 years ago
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verylup: the Veryl toolchain installer☆13Oct 16, 2026Updated last week
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- A high throughput FFT implementation☆20Jan 17, 2022Updated 4 years ago
- Zucker SOC☆17Jun 11, 2025Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- Native Rust support for AMD Zynq 7000 SoC bare-metal programming☆22Updated this week
- Common EC service framework and associated services☆23Oct 14, 2026Updated last week
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- The RISC-V External Debug Security Specification☆20Updated this week
- ☆15Oct 15, 2026Updated last week
- VHDL Language Support for VSCode☆77Mar 28, 2025Updated last year
- An example application using mongodb rust tide and handlebars A.K.A MoRTH stack☆14Nov 19, 2020Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- my terminal emulator, use it if you like☆20Oct 11, 2026Updated last week
- Embassy HAL for NXP IMXRT MCU family☆23Jul 21, 2026Updated 3 months ago
- zig lang working with c lang☆13Aug 27, 2022Updated 4 years ago
- A Rust embedded HAL crate for LiteX cores☆31Jun 22, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Customizable, powerful and versatile Modbus Client.☆41Oct 16, 2026Updated last week
- An experimental hardware compiler☆14Aug 21, 2026Updated 2 months ago
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- Well documented, Reusable and Beautiful cross platform dashboard template☆10Nov 3, 2024Updated last year
- A Rust no-std implementation of Zenoh.☆31Jun 26, 2026Updated 3 months ago
- A Python wrapper for FTDI's D3XX library.☆14Sep 22, 2026Updated last month
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆101Oct 12, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Sep 17, 2026Updated last month
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 5 months ago
- ☆20Aug 25, 2026Updated last month
- 🚀 A command line bulk file renaming tool that works in concert with your favorite text editors☆13Mar 19, 2025Updated last year
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆68Jul 29, 2026Updated 2 months ago
- betrusted.io main SoC design☆15Jan 30, 2020Updated 6 years ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 5 months ago