Rust support for the open-source NEORV32 RISC-V microcontroller.
☆14Feb 19, 2026Updated 8 months ago
Alternatives and similar repositories for neorv32-rs
Users that are interested in neorv32-rs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Double Trap Fast-Track Extension☆16Mar 10, 2026Updated 8 months ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆15Jul 20, 2026Updated 3 months ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 6 years ago
- Library with VHDL cores implementing Advanced Microcontroller Bus Architecture 5 (AMBA5) specifications such as APB, AHB, AXI, and AXI-St…☆19Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆13Jun 29, 2021Updated 5 years ago
- Löwe FPGA Board☆12Oct 12, 2023Updated 3 years ago
- Generate VHDL RTL that implements a register block from compiled SystemRDL input.☆14May 18, 2026Updated 5 months ago
- Verylup: the Veryl toolchain installer☆14Updated this week
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- A high throughput FFT implementation☆21Jan 17, 2022Updated 4 years ago
- wzv — record now, get waveforms later☆26Aug 29, 2026Updated 2 months ago
- Zucker SOC☆17Jun 11, 2025Updated last year
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V Playground on Nandland Go☆16Mar 2, 2023Updated 3 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- The RISC-V External Debug Security Specification☆20Updated this week
- Common EC service framework and associated services☆24Updated this week
- Native Rust support for AMD Zynq 7000 SoC bare-metal programming☆26Oct 26, 2026Updated 2 weeks ago
- Ada-language framework☆53Updated this week
- An example application using mongodb rust tide and handlebars A.K.A MoRTH stack☆14Nov 19, 2020Updated 5 years ago
- Utilities for taking taskdumps of Tokio tasks☆15Jun 19, 2026Updated 4 months ago
- Embassy HAL for NXP IMXRT MCU family☆23Jul 21, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- zig lang working with c lang☆13Aug 27, 2022Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- VHDL Language Support for VSCode☆77Mar 28, 2025Updated last year
- A low-level hierarchical netlist assembler for FPGAs☆13Jul 26, 2021Updated 5 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆107Jun 24, 2025Updated last year
- Diffusion model(SD,Flux,Wan,Qwen Image,Z-Image,...) inference in pure C/C++☆16Updated this week
- Unofficial specification for GtkWave's FST digital waveform file format.☆11Nov 5, 2026Updated last week
- Package manager and build system for VHDL, Verilog, and SystemVerilog☆70Jul 29, 2026Updated 3 months ago
- KlusterLab is an open FPGA development platform designed for experimenting with high-speed interfaces and formally verified IP cores.☆15Jul 17, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Rust Hardware Abstraction Layer for Microchip PolarFire SoC boards, with Embassy support☆12May 7, 2026Updated 6 months ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- PSOC SoC code with peripherals and synthesis scripts for FPGA/ASIC☆12Oct 8, 2025Updated last year
- ☆20Aug 25, 2026Updated 2 months ago
- My second attempt at a RISC-V CPU with learnings form my previous attempt.☆11Apr 27, 2026Updated 6 months ago
- Command-line tools for digital simulation waveform analysis — read, filter, and diff FST and VCD files☆12Nov 4, 2026Updated last week
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 6 months ago
Are these results useful?