A comprehensive repository for Compute Express Link (CXL) resources: covering research papers, specifications, simulation/emulation tools, and benchmarks for Type 1, 2, and 3 devices.
☆27Feb 24, 2026Updated 6 months ago
Alternatives and similar repositories for CXL-is-All-You-Need
Users that are interested in CXL-is-All-You-Need are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-Performance KV Cache Storage Engine on CXL Shared Memory for LLM Inference☆60Updated this week
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆164May 11, 2026Updated 4 months ago
- ISCA-2025☆26Mar 3, 2026Updated 6 months ago
- This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …☆17Apr 1, 2025Updated last year
- A lightweight and fast LLM serving framework☆15Mar 5, 2026Updated 6 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 5 months ago
- [FPGA'26 Best Paper Nomination] CXL-SpecKV: A Disaggregated FPGA Speculative KV-Cache for Datacenter LLM Serving☆38Aug 7, 2026Updated last month
- A curated list of open-source projects that help leverage CXL technology.☆30Sep 26, 2024Updated last year
- RTLMeter benchmark suite☆33Updated this week
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆17Sep 5, 2024Updated 2 years ago
- Official code repository for "Pimba: A Processing-in-Memory Acceleration for Post-Transformer Large Language Model Serving [MICRO'25]"☆26Oct 23, 2025Updated 10 months ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆18Jul 30, 2023Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆64Aug 11, 2024Updated 2 years ago
- ☆16Mar 18, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Heterogeneous Memory Software Development Kit☆103Mar 9, 2026Updated 6 months ago
- Note repository for studying Peripheral Component Interconnect Express (PCIe) and Compute Express Link (CXL).☆15Feb 17, 2025Updated last year
- Simple example for learning and serving 'MNIST' in kubernetes cluster☆10Mar 27, 2019Updated 7 years ago
- OCCAM: Object Culling and Concretization for Assurance Maximization☆27Jun 22, 2023Updated 3 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆53Mar 17, 2024Updated 2 years ago
- Demo Repository for eBPF XDP Unit Test☆12Oct 24, 2024Updated last year
- Artifact package for CBMM paper (ATC'22)☆11Jun 5, 2022Updated 4 years ago
- ☆13Apr 15, 2025Updated last year
- Deduplication over dis-aggregated memory for Serverless Computing☆14Mar 21, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Crypto Side Channel Attack (CSCA)☆18Jul 18, 2018Updated 8 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆35Jul 17, 2025Updated last year
- Transparent zero-copy IO☆26Mar 31, 2024Updated 2 years ago
- A virtio layer for xv6☆12Apr 16, 2019Updated 7 years ago
- ☆13Apr 7, 2025Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆58Sep 10, 2026Updated last week
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- Enabling pure data parallel training of DLRM via caching and prefetching☆17Oct 29, 2021Updated 4 years ago
- Deploy the SC2 system on Kubernetes.☆12May 7, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- "JABAS: Joint Adaptive Batching and Automatic Scaling for DNN Training on Heterogeneous GPUs" (EuroSys '25)☆16Apr 7, 2025Updated last year
- A Game Boy emulator written in Rust☆11Jul 28, 2019Updated 7 years ago
- Evaluation Suite for NVMe devices☆14Nov 14, 2024Updated last year
- Submission template for Tiny Tapeout IHP shuttles - Verilog HDL Projects☆68Jul 27, 2026Updated last month
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- A standalone CXL-enabled system simulator.☆21Apr 19, 2026Updated 5 months ago
- Accelerator RTL inspired by VEGETA [HPCA'23] and MicroScopiQ [ISCA'25]☆16Nov 11, 2025Updated 10 months ago