A comprehensive repository for Compute Express Link (CXL) resources: covering research papers, specifications, simulation/emulation tools, and benchmarks for Type 1, 2, and 3 devices.
☆27Feb 24, 2026Updated 6 months ago
Alternatives and similar repositories for CXL-is-All-You-Need
Users that are interested in CXL-is-All-You-Need are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- High-Performance KV Cache Storage Engine on CXL Shared Memory for LLM Inference☆58Updated this week
- [IEEE CAL 2025] Accelerating Page Migrations in Operating Systems with Intel DSA☆16Nov 20, 2024Updated last year
- A full-system, cycle-level simulator based on gem5 that provides complete support for all three CXL sub-protocols and all three types of …☆160May 11, 2026Updated 3 months ago
- OCEAN – Open-source CXL Emulation at Hyperscale Architecture and Networking.☆34Aug 24, 2026Updated last week
- ISCA-2025☆25Mar 3, 2026Updated 5 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This is the respository that holds the artifacts of ASPLOS'25 -- M5: Mastering Page Migration and Memory Management for CXL-based Tiered …☆17Apr 1, 2025Updated last year
- A lightweight and fast LLM serving framework☆15Mar 5, 2026Updated 5 months ago
- A Compute Express Link (CXL) Benchmark Suite☆22Feb 12, 2025Updated last year
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 4 months ago
- Mirrors of the Accellera UVM Reference Implementations at https://www.accellera.org/downloads/standards/uvm.☆16Aug 23, 2021Updated 5 years ago
- [FPGA'26 Best Paper Nomination] CXL-SpecKV: A Disaggregated FPGA Speculative KV-Cache for Datacenter LLM Serving☆38Aug 7, 2026Updated 3 weeks ago
- ☆13Feb 10, 2025Updated last year
- A curated list of open-source projects that help leverage CXL technology.☆30Sep 26, 2024Updated last year
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆22Jul 30, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RTLMeter benchmark suite☆32Updated this week
- This Repository contains the Implementation of the AMBA APB4 Protocol with Verilog, featuring an APB master, APB slave with cache memory,…☆17Sep 5, 2024Updated last year
- Official code repository for "Pimba: A Processing-in-Memory Acceleration for Post-Transformer Large Language Model Serving [MICRO'25]"☆26Oct 23, 2025Updated 10 months ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆18Jul 30, 2023Updated 3 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆64Aug 11, 2024Updated 2 years ago
- Heterogeneous Memory Software Development Kit☆103Mar 9, 2026Updated 5 months ago
- Demo repository for all the different ways to do eBPF Tracing☆19Feb 9, 2026Updated 6 months ago
- Simple example for learning and serving 'MNIST' in kubernetes cluster☆10Mar 27, 2019Updated 7 years ago
- Demo Repository for eBPF XDP Unit Test☆12Oct 24, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Artifact package for CBMM paper (ATC'22)☆11Jun 5, 2022Updated 4 years ago
- ☆12May 30, 2023Updated 3 years ago
- ☆13Apr 15, 2025Updated last year
- Proteus: A High-Throughput Inference-Serving System with Accuracy Scaling☆13Mar 7, 2024Updated 2 years ago
- Open stadard cell library for open 28nm process☆17Jul 5, 2023Updated 3 years ago
- Learning Environment-aware and hardware-compatible beam-forming codebooks☆15Mar 8, 2020Updated 6 years ago
- Crypto Side Channel Attack (CSCA)☆18Jul 18, 2018Updated 8 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆35Jul 17, 2025Updated last year
- Submission template for Tiny Tapeout IHP shuttles - Verilog HDL Projects☆48Jul 27, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆13Apr 7, 2025Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆58Aug 21, 2026Updated last week
- Hardware Design and Verification of a configurable and parametrized 50th order low-pass FIR filter starting from MATLAB Modeling to Veril…☆32Mar 4, 2023Updated 3 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Aug 28, 2025Updated last year
- ☆18Jul 20, 2022Updated 4 years ago
- Enabling pure data parallel training of DLRM via caching and prefetching☆17Oct 29, 2021Updated 4 years ago
- "JABAS: Joint Adaptive Batching and Automatic Scaling for DNN Training on Heterogeneous GPUs" (EuroSys '25)☆16Apr 7, 2025Updated last year