SHA-256 cipher algorithm implementation
☆13Jun 22, 2025Updated last year
Alternatives and similar repositories for sha256
Users that are interested in sha256 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 6 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- bcm2835 support package☆11Jul 23, 2013Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog implementation of pipelined cpu☆13Feb 8, 2021Updated 5 years ago
- GUI Library for AutoIt, based on windows API.☆12Jun 16, 2023Updated 3 years ago
- Initial code, benchmarks and correct outputs for the cache simulation project of UCSD's CSE240A class (2018)☆10May 24, 2018Updated 8 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- clp-ffi-py is a Python library to encode log messages with CLP, and work with the encoded messages using a foreign function interface (FF…☆12Oct 21, 2025Updated last year
- Python library for I2C-MP-USB, an USB to I²C interface☆13May 5, 2022Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Oct 7, 2020Updated 6 years ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- EECS 470 Final Project☆11Apr 22, 2013Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆10Nov 16, 2017Updated 8 years ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆21Jan 4, 2026Updated 10 months ago
- ☆11Mar 22, 2022Updated 4 years ago
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Jun 5, 2017Updated 9 years ago
- ☆15Jun 10, 2026Updated 4 months ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 7 years ago
- UCSD CSE240A Project: Branch Predictor☆11Jul 24, 2017Updated 9 years ago
- ☆13Apr 1, 2017Updated 9 years ago
- A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement,…☆17Mar 8, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆20Updated this week
- fpga i2c slave verilog hdl rtl☆16Nov 26, 2015Updated 10 years ago
- A Python library to access and program Renesas GreenPak SPLD's.☆14May 21, 2025Updated last year
- Testing Sensors individually using rosserial protocol.☆12Mar 1, 2021Updated 5 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- An ATPG tool using PODEM algorithm in C++ that generates a test to detect any given list of Single-Stuck-at Faults☆11Oct 29, 2017Updated 9 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- ☆16Jul 22, 2026Updated 3 months ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆33Sep 16, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A floating-point matrix multiplication implemented in hardware☆32Jan 5, 2021Updated 5 years ago
- ☆10Dec 26, 2023Updated 2 years ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 6 years ago
- KWin Script: No border on maximized windows☆11Sep 8, 2015Updated 11 years ago
- An Android NFC application for managing 3D printer filament spools with OpenSpool data format support.☆19Aug 28, 2026Updated 2 months ago
- Python library for the USB-ISS board☆15Sep 7, 2023Updated 3 years ago
- ☆12Jun 12, 2023Updated 3 years ago