Alternatives and similar repositories for QMTECH_XC7K325T_CORE_BOARD

Users that are interested in QMTECH_XC7K325T_CORE_BOARD are comparing it to the libraries listed below

• ChinaQMTECH / ZYJZGW_Kintex-7_XC7K325T_Starter_Kit

  View on GitHub
  ☆15Jan 9, 2022Updated 4 years ago
• ymz000 / Kintex-7-xc7k325-pcb

  View on GitHub
  基于Kintex-7 XC7K325T的高性能FPGA功能验证板
  ☆18Feb 13, 2020Updated 6 years ago
• ChinaQMTECH / DB_FPGA_with_RP2040

  View on GitHub
  ☆14Dec 18, 2022Updated 3 years ago
• openXC7 / xc7k325t-blinky-nextpnr

  View on GitHub
  ☆45Jan 5, 2023Updated 3 years ago
• ChinaQMTECH / QMTECH_Kintex-7_Development_Board

  View on GitHub
  ☆14Mar 25, 2024Updated last year
• ChinaQMTECH / QM_XC7A100T_STARTER_KIT

  View on GitHub
  ☆13Feb 6, 2022Updated 4 years ago
• ChinaQMTECH / QM_XC7A100T_WUKONG_BOARD

  View on GitHub
  ☆41Jan 28, 2024Updated 2 years ago
• ChinaQMTECH / QMTECH_XC7A75T-100T-200T_Core_Board

  View on GitHub
  ☆23Jan 12, 2024Updated 2 years ago
• ChinaQMTECH / EP4CGX150DF27_CORE_BOARD

  View on GitHub
  ☆18Feb 23, 2022Updated 3 years ago
• ChinaQMTECH / CYCLONE_IV_EP4CE15

  View on GitHub
  ☆28Oct 14, 2021Updated 4 years ago
• ranzbak / qmtech_minimig

  View on GitHub
  KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.
  ☆24Mar 26, 2023Updated 2 years ago
• TommyE79 / SITLINV-FPGA_Board

  View on GitHub
  Xlinix Kintex 7 based PCIE development board
  ☆34Sep 24, 2023Updated 2 years ago
• ChinaQMTECH / CYCLONE_10_STARTER_KIT

  View on GitHub
  ☆11Mar 27, 2024Updated last year
• ChinaQMTECH / QM_CYCLONE_V

  View on GitHub
  ☆11Feb 3, 2022Updated 4 years ago
• Lombiq / Hastlayer-Hardware-Framework---Catapult

  View on GitHub
  Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.
  ☆13Mar 28, 2020Updated 5 years ago
• saschagrunert / stm32h7-rs

  View on GitHub
  Rust on STM32H7 Microcontrollers
  ☆15Oct 9, 2019Updated 6 years ago
• Disasm / f042-ftdi

  View on GitHub
  ☆18Feb 23, 2021Updated 4 years ago
• 360nosc0pe / siglent_hardware

  View on GitHub
  Siglent SDS 1x0xX-E hardware information
  ☆20Dec 5, 2018Updated 7 years ago
• watz0n / arty_xjtag

  View on GitHub
  Xilinx JTAG Toolchain on Digilent Arty board
  ☆17Mar 15, 2018Updated 7 years ago
• MPSU / MIRISCV

  View on GitHub
  Открытое RISC-V процессорное ядро MIRISCV для образовательных целей
  ☆23Dec 5, 2024Updated last year
• ChinaQMTECH / CYCLONE_IV_STARTER_KIT

  View on GitHub
  ☆16Apr 21, 2019Updated 6 years ago
• controlpaths / rp2040_pmod

  View on GitHub
  Repository for the rp2040_pmod board from controlpaths devices.
  ☆22Jan 2, 2024Updated 2 years ago
• ChinaQMTECH / QMTECH_Cyclone10_10CL006_025

  View on GitHub
  Release Package for Intel Cyclone 10 FPGA
  ☆21Nov 16, 2023Updated 2 years ago
• iDoka / book-mastering-fpgasic

  View on GitHub
  Mastering FPGASIC Book
  ☆18Oct 26, 2025Updated 3 months ago
• ketszim97 / OpenScope_DigitalTest

  View on GitHub
  Digital Test board for an Open Source FPGA Oscilloscope
  ☆20Aug 11, 2020Updated 5 years ago
• namezis / openwrt-stm32mp1

  View on GitHub
  OpenWRT on STM32MP1
  ☆16Mar 11, 2023Updated 2 years ago
• amaranth-farm / usb2-highspeed-core

  View on GitHub
  a USB2 highspeed device core, written in amaranth HDL
  ☆52Sep 17, 2024Updated last year
• tomverbeure / usb_system

  View on GitHub
  SpinalHDL USB system for the ULPI based Arrow DECA board
  ☆20Jan 9, 2022Updated 4 years ago
• ultraembedded / core_usb_host

  View on GitHub
  Basic USB 1.1 Host Controller for small FPGAs
  ☆97Jun 6, 2020Updated 5 years ago
• benpye / nix-fpga-tools

  View on GitHub
  ☆27Jan 16, 2022Updated 4 years ago
• tomverbeure / vexriscv_ocd_blog

  View on GitHub
  Repo that shows how to use the VexRiscv with OpenOCD and semihosting.
  ☆26Feb 21, 2022Updated 3 years ago
• wyvernSemi / tcpIpPg

  View on GitHub
  10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL
  ☆26Jan 28, 2025Updated last year
• DestinyOne / Femto-Research

  View on GitHub
  Codes for femtosecond laser interaction research
  ☆13Jun 25, 2025Updated 7 months ago
• ChinaQMTECH / QMTECH_Cyclone_V_SoC_KFB

  View on GitHub
  ☆32Aug 30, 2024Updated last year
• wattsjake / OFDR

  View on GitHub
  Weber State University Senior Project - (Optical Frequency Domain Reflectometry)
  ☆12Feb 28, 2024Updated last year
• Spritetm / hadbadge2019_fpgasoc

  View on GitHub
  FPGA SoC code and application example for Hackaday Supercon 2019 badge
  ☆165Nov 30, 2023Updated 2 years ago
• Ravenslofty / yosys-cookbook

  View on GitHub
  User-friendly explanation of Yosys options
  ☆113Sep 25, 2021Updated 4 years ago
• alberto-grl / 1bitSDR

  View on GitHub
  Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom
  ☆110May 21, 2020Updated 5 years ago
• tomverbeure / ecp5_jtag

  View on GitHub
  Use ECP5 JTAG port to interact with user design
  ☆33Jul 23, 2021Updated 4 years ago