☆40Dec 10, 2021Updated 4 years ago
Alternatives and similar repositories for QMTECH_XC7K325T_CORE_BOARD
Users that are interested in QMTECH_XC7K325T_CORE_BOARD are comparing it to the libraries listed below
Sorting:
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆18Feb 13, 2020Updated 6 years ago
- ☆14Dec 18, 2022Updated 3 years ago
- ☆45Jan 5, 2023Updated 3 years ago
- ☆14Feb 6, 2022Updated 4 years ago
- ☆18Mar 25, 2024Updated last year
- ☆42Jan 28, 2024Updated 2 years ago
- ☆24Jan 12, 2024Updated 2 years ago
- ☆18Feb 23, 2022Updated 4 years ago
- BaseBoard design for QMTech Kintex 7 FPGA☆22Aug 24, 2022Updated 3 years ago
- KiCad design for a minimig compatible board for the QM_XC7A100T_DDR3 board.☆24Mar 26, 2023Updated 2 years ago
- ☆29Oct 14, 2021Updated 4 years ago
- ☆11Mar 27, 2024Updated last year
- Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details.☆13Mar 28, 2020Updated 5 years ago
- Rust on STM32H7 Microcontrollers☆15Oct 9, 2019Updated 6 years ago
- ☆18Feb 23, 2021Updated 5 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 7 years ago
- Открытое RISC-V процессорное ядро MIRISCV для образовательных целей☆26Dec 5, 2024Updated last year
- Release Package for Intel Cyclone 10 FPGA☆21Nov 16, 2023Updated 2 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- Digital Test board for an Open Source FPGA Oscilloscope☆20Aug 11, 2020Updated 5 years ago
- OpenWRT on STM32MP1☆16Mar 11, 2023Updated 2 years ago
- ☆22Dec 16, 2022Updated 3 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- a USB2 highspeed device core, written in amaranth HDL☆52Sep 17, 2024Updated last year
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆26Feb 21, 2022Updated 4 years ago
- High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆27Feb 2, 2026Updated last month
- 10GbE XGMII TCP/IPv4 packet generator in C, co-simulating with Verilog, SystemVerilog and VHDL☆26Jan 28, 2025Updated last year
- Weber State University Senior Project - (Optical Frequency Domain Reflectometry)☆12Feb 28, 2024Updated 2 years ago
- FPGA SoC code and application example for Hackaday Supercon 2019 badge☆165Nov 30, 2023Updated 2 years ago
- Rust usb-device support for ATmega chips☆30Jun 21, 2024Updated last year
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆109May 21, 2020Updated 5 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆33Jul 23, 2021Updated 4 years ago
- Software in MATLAB that show the link budget for free space optics communications between OGS (optical ground station) and satellite (Upl…☆10Jun 7, 2022Updated 3 years ago
- Gateware for USB2Sniffer☆30May 13, 2021Updated 4 years ago
- ☆16Sep 22, 2014Updated 11 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆37Feb 16, 2026Updated 3 weeks ago
- current focus on Colorlight i5 and i9 & i9plus module☆335Jan 6, 2026Updated 2 months ago