Lab files of Machine Learning Fundamentals course taught at the Brno University of Technology
☆11Mar 2, 2025Updated last year
Alternatives and similar repositories for Exercises
Users that are interested in Exercises are comparing it to the libraries listed below
Sorting:
- Trabajo de Fin de Grado. Grado en Física.☆13Oct 7, 2018Updated 7 years ago
- Decentralized file sharing software☆39Updated this week
- Cypher is an early, unaudited, and experimental release of Tangram. Cypher will serve as a testing ground, allowing teams and developers …☆12Dec 18, 2022Updated 3 years ago
- AVR course at Brno University of Technology☆29Feb 8, 2026Updated 3 weeks ago
- Easy to use OOP in portable C featuring polymorphism, inheritance and automatic memory management.☆52Dec 12, 2024Updated last year
- Markdown-based songbook compiler.☆54Apr 14, 2024Updated last year
- Introductory course into static timing analysis (STA).☆100Jul 6, 2025Updated 8 months ago
- Digital Electronics course at Brno University of Technology☆130Updated this week
- 8051 core☆113Jul 17, 2014Updated 11 years ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- A Rust implementation of the Khronos OpenCL 3.0 API.☆130Sep 22, 2025Updated 5 months ago
- A simple RISC V core for teaching☆202Dec 30, 2021Updated 4 years ago
- Official master repo (Git version)☆198May 26, 2022Updated 3 years ago
- A set of packages which contain common interface files (.msg and .srv).☆341Feb 26, 2026Updated last week
- Support macros for building micro-ROS-based firmware.☆477Jan 19, 2026Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆496Updated this week
- RISC-V CPU simulator for education purposes☆609Feb 12, 2026Updated 3 weeks ago
- Functional verification project for the CORE-V family of RISC-V cores.☆659Updated this week
- A modern curriculum vitae class for LaTeX☆928Feb 22, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated 2 weeks ago
- 100kHz to 6GHz 2 port USB based VNA☆1,473Feb 11, 2026Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- A C++ GPU Computing Library for OpenCL☆1,646Feb 19, 2026Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- Scala based HDL☆1,929Updated this week
- Fast C/C++ HTML 5 Parser. Using threads.☆1,717Jan 15, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- Lightweight, Linux-compatible kernel, written in Rust to leverage the safety of the typesystem. Aiming to remove as much legacy as possib…☆3,201Updated this week
- I2C device library collection for AVR/Arduino or other C++-based MCUs☆4,221Aug 4, 2025Updated 7 months ago
- Build your hardware, easily!☆3,747Updated this week
- 16-bit CPU for Excel, and related files☆4,723Nov 11, 2024Updated last year
- JanusGraph: an open-source, distributed graph database☆5,725Nov 21, 2025Updated 3 months ago
- Learn make by example☆5,851Jun 2, 2025Updated 9 months ago
- A music programming language for musicians.☆5,873Updated this week
- Python Cheat Sheet☆8,149Updated this week
- Serialization framework for Rust☆10,477Feb 16, 2026Updated 2 weeks ago
- Official QEMU mirror. Please see https://www.qemu.org/contribute/ for how to submit changes to QEMU. Pull Requests are disabled. Please o…☆12,770Updated this week
- Rayon: A data parallelism library for Rust☆12,775Jan 6, 2026Updated 2 months ago