Alternatives and similar repositories for Exercises

Users that are interested in Exercises are comparing it to the libraries listed below

• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆817Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆466Updated 2 weeks ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆402Updated last year
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆670Updated 2 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆481Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆414Updated last month
• Subhasis-Sahu / SFAL-VSD
  ☆13Updated last year
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆798Updated last week
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆420Updated 4 months ago
• Abhishekvlsi / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆25Updated 10 months ago
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆697Updated last week
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆580Updated 3 years ago
• OrsuVenkataKrishnaiah1235 / RTL-Coding
  "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
  ☆14Updated 2 years ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,241Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,361Updated last week
• alexforencich / verilog-uart
  Verilog UART
  ☆514Updated 8 months ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆183Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆673Updated 3 weeks ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆633Updated last year
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆858Updated this week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆466Updated last week
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆370Updated last week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆657Updated 8 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆614Updated last month
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,149Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆673Updated 3 weeks ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆436Updated 3 years ago
• Digilent / vivado-boards
  ☆473Updated 4 months ago
• svunit / svunit
  ☆208Updated 8 months ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆597Updated 3 months ago