Alternatives and similar repositories for Exercises

Users that are interested in Exercises are comparing it to the libraries listed below

• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆833Updated this week
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆243Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆472Updated last month
• pyuvm / pyuvm
  The UVM written in Python
  ☆489Updated this week
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆588Updated 3 years ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆403Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆515Updated 9 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,185Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆804Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆664Updated 9 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆852Updated 4 years ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆639Updated last year
• Test134n / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆22Updated 4 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆844Updated 9 months ago
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆722Updated last week
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆337Updated 3 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆517Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆681Updated 3 weeks ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆439Updated 3 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆285Updated 3 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆701Updated 2 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,373Updated last week
• Abhishekvlsi / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆26Updated 11 months ago
• fabriziotappero / ip-cores
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆550Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆686Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆678Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆612Updated 8 months ago
• Digilent / vivado-library
  ☆653Updated 4 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,281Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆417Updated 2 weeks ago