Alternatives and similar repositories for Exercises

Users that are interested in Exercises are comparing it to the libraries listed below

• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆739Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆450Updated 2 months ago
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆166Updated 3 months ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆390Updated last year
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆431Updated 3 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆448Updated last month
• OrsuVenkataKrishnaiah1235 / RTL-Coding
  "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
  ☆14Updated 2 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆567Updated 3 years ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆193Updated 3 years ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆162Updated 2 months ago
• Ummidichandrika / 100-Days-of-RTL
  ☆115Updated last year
• accellera-official / uvm-core
  ☆94Updated last year
• arm-university / VLSI-Fundamentals-Education-Kit
  Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …
  ☆265Updated 3 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆404Updated this week
• MuhammadMajiid / RV64IMAC
  RV64IMAC modelling using System Verilog HDL
  ☆15Updated last year
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆259Updated 12 years ago
• VerificationExcellence / verificationexcellence.github.io
  Verification Excellence Knowledge Sharing
  ☆22Updated 11 years ago
• maazm007 / vsdsquadron-mini-internship
  VSDSquadron Research Internship 2024 program where we learn about RISC-V processor and VLSI Design using various open source tools.
  ☆30Updated last month
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆23Updated 7 months ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆246Updated last month
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆641Updated 6 months ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆280Updated 3 years ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆395Updated last week
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆322Updated 3 years ago
• Subhasis-Sahu / SFAL-VSD
  ☆13Updated 11 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 6 months ago
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆386Updated last month
• amitvsuryavanshi04 / 100_DAYS_VERILOG_SV
  Starting my 100 days verilog RTL, and basic system verilog coding challenge from , 21 may 2024
  ☆20Updated 5 months ago
• raysalemi / Python4RTLVerification
  ☆164Updated 2 years ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆354Updated this week