MPA-MLF / ExercisesLinks
Lab files of Machine Learning Fundamentals course taught at the Brno University of Technology
☆10Updated 6 months ago
Alternatives and similar repositories for Exercises
Users that are interested in Exercises are comparing it to the libraries listed below
Sorting:
- 100 Days of RTL☆392Updated last year
- Open Logic FPGA Standard Library☆782Updated this week
- Contains the code examples from The UVM Primer Book sorted by chapters.☆570Updated 3 years ago
- The UVM written in Python☆452Updated this week
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆14Updated 2 years ago
- lowRISC Style Guides☆456Updated 3 months ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆23Updated 8 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆408Updated last week
- uvm_starter is a simple template for starting uvm projects☆11Updated 7 months ago
- training labs and examples☆432Updated 3 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆248Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆647Updated this week
- ☆166Updated 3 years ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆389Updated 2 weeks ago
- Verilog UART☆506Updated 7 months ago
- SystemVerilog Tutorial☆172Updated 4 months ago
- This repo provide an index of VLSI content creators and their materials☆156Updated last year
- Source code repo for UVM Tutorial for Candy Lovers☆199Updated 8 years ago
- Verilog I2C interface for FPGA implementation☆644Updated 7 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆271Updated 3 months ago
- Reference examples and short projects using UVM Methodology☆280Updated 3 years ago
- Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …☆14Updated last month
- opensource EDA tool flor VLSI design☆34Updated 2 years ago
- A collection of Master XDC files for Digilent FPGA and Zynq boards.☆616Updated 10 months ago
- General purpose IO port with AXI4-Lite interface☆10Updated 7 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- Verilog library for ASIC and FPGA designers☆1,339Updated last year
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆660Updated last week
- ☆13Updated 11 months ago
- SystemVerilog to Verilog conversion☆668Updated 3 months ago