Alternatives and similar repositories for COD-Lab

Users that are interested in COD-Lab are comparing it to the libraries listed below

• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆383Updated 11 months ago
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆361Updated 2 months ago
• mohamedazizbelhouchet / RISC-V-PIPELINED-PROCESSOR-Implementation
  This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The…
  ☆17Updated 10 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,321Updated last week
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆17Updated 6 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆556Updated 3 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,136Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,061Updated 3 years ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,590Updated 2 weeks ago
• Subhasis-Sahu / SFAL-VSD
  ☆13Updated 9 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,093Updated last month
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆311Updated 3 years ago
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,765Updated 4 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆441Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆441Updated last month
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆920Updated 2 weeks ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆628Updated 4 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆448Updated 5 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,499Updated 3 years ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆671Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆635Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆813Updated 4 months ago
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆2,032Updated this week
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆426Updated 2 years ago
• dumpo / my_verilog_projects
  数字IC秋招项目、手撕代码
  ☆35Updated last year
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆564Updated 2 weeks ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,381Updated last year
• OrsuVenkataKrishnaiah1235 / RTL-Coding
  "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"
  ☆14Updated last year
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,313Updated last year
• TheRA1A / Router1x3
  Router 1x3 design and uvm verification testbach and coverage report
  ☆12Updated 8 months ago