alfadelta10010 / COD-LabLinks
Instructions & Assignments for COD Lab - UE22EC352A
☆4Updated 6 months ago
Alternatives and similar repositories for COD-Lab
Users that are interested in COD-Lab are comparing it to the libraries listed below
Sorting:
- 100 Days of RTL☆369Updated 9 months ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆13Updated 4 months ago
- This repo provide an index of VLSI content creators and their materials☆150Updated 9 months ago
- ☆111Updated last year
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆249Updated last week
- training labs and examples☆423Updated 2 years ago
- Contains the code examples from The UVM Primer Book sorted by chapters.☆541Updated 3 years ago
- Awesome ASIC design verification☆300Updated 3 years ago
- lowRISC Style Guides☆429Updated 8 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆341Updated 3 weeks ago
- The UVM written in Python☆429Updated last month
- Router 1x3 design and uvm verification testbach and coverage report☆12Updated 6 months ago
- Source code repo for UVM Tutorial for Candy Lovers☆189Updated 8 years ago
- Reference examples and short projects using UVM Methodology☆271Updated 3 years ago
- Common SystemVerilog components☆623Updated this week
- ☆9Updated 2 years ago
- uvm AXI BFM(bus functional model)☆247Updated 11 years ago
- AMBA bus lecture material☆440Updated 5 years ago
- ☆11Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,287Updated last week
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆126Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆150Updated 5 years ago
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆156Updated this week
- AMBA AXI VIP☆402Updated 11 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,077Updated last week
- 32-bit Superscalar RISC-V CPU☆1,024Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆172Updated 6 years ago
- This is the main repository for all the examples for the book Practical UVM☆193Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,128Updated 3 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,553Updated last week