Alternatives and similar repositories for COD-Lab:

Users that are interested in COD-Lab are comparing it to the libraries listed below

• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆356Updated 7 months ago
• amradel2020 / vlsi_linkedin_index
  This repo provide an index of VLSI content creators and their materials
  ☆146Updated 7 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆517Updated 3 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆417Updated 2 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆415Updated this week
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆289Updated 3 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆261Updated 2 years ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆417Updated 5 years ago
• Ummidichandrika / 100-Days-of-RTL
  ☆106Updated last year
• Abhishek-Sharma182005 / 108-RTL-Projects
  Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…
  ☆11Updated 2 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆402Updated 6 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,242Updated last week
• abdelazeem201 / ASIC-Design-Roadmap
  The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…
  ☆315Updated 6 months ago
• sudhamshu091 / 32-Verilog-Mini-Projects
  Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC …
  ☆649Updated 4 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆595Updated 2 weeks ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆184Updated 7 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆975Updated 3 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,029Updated last month
• TheRA1A / Router1x3
  Router 1x3 design and uvm verification testbach and coverage report
  ☆10Updated 4 months ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆241Updated 11 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆388Updated 9 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆511Updated this week
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,659Updated last month
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆411Updated 2 weeks ago
• Psichico / Universal_Verification_Methodology
  ☆11Updated 2 years ago
• Prajwal-ECE / RTL-Coding
  ☆9Updated 2 years ago
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,081Updated last month
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆119Updated 3 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,254Updated 11 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆529Updated last month