Chip Placement with Diffusion Models (ICML 2025)
☆33May 29, 2026Updated 3 months ago
Alternatives and similar repositories for chipdiffusion
Users that are interested in chipdiffusion are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Github repository of the AIStats 2024 paper: DE-HNN: An effective neural model for Circuit Netlist representation☆17Sep 3, 2025Updated last year
- ☆117Jun 22, 2026Updated 2 months ago
- ☆15Oct 25, 2023Updated 2 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆74Sep 22, 2025Updated 11 months ago
- ICCAD2024 - CFIRSTNET: Comprehensive Features for Static IR Drop Estimation with Neural Network☆17Aug 12, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆30Aug 11, 2020Updated 6 years ago
- ☆110Jun 20, 2025Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆70Apr 18, 2026Updated 4 months ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆35May 3, 2026Updated 4 months ago
- ☆25May 8, 2025Updated last year
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆143Updated this week
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆23Oct 3, 2023Updated 2 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆322Nov 23, 2025Updated 9 months ago
- RL_PCB is a novel learning-based method for optimising the placement of circuit components on a Printed Circuit Board (PCB).☆67Jun 18, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Sep 12, 2022Updated 3 years ago
- Code release of "DeepOHeat: Operator Learning-based Ultra-fast Thermal Simulation in 3D-IC Design", DAC 2023. https://arxiv.org/pdf/2302.…☆36Sep 3, 2024Updated 2 years ago
- ☆48Jun 1, 2021Updated 5 years ago
- ☆15Jul 25, 2024Updated 2 years ago
- ☆13Mar 28, 2025Updated last year
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- ☆37Aug 23, 2022Updated 4 years ago
- ☆21Oct 11, 2025Updated 10 months ago
- Annealing-based PCB placement tool☆44May 26, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dataset for ML-guided Accelerator Design☆45Nov 18, 2024Updated last year
- ☆13Oct 11, 2024Updated last year
- ☆30Updated this week
- ☆12Apr 1, 2020Updated 6 years ago
- Power and Timing Optimization Using MBFF☆21May 28, 2025Updated last year
- Initial version of ''The Anatomy of a Chip: A Graph-based Multi-View from RTL to GDSII''☆56Jun 23, 2026Updated 2 months ago
- ☆16May 1, 2026Updated 4 months ago
- Domain Agnostic Fourier Neural Operators (DAFNO)☆22Sep 3, 2024Updated 2 years ago
- 设施选址算法模型：spfa+最小费用最大流+（二进制粒子群优化算法/量子行为粒子群优化算法/遗传算法）☆13May 5, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆58Updated this week
- ☆52Mar 3, 2026Updated 6 months ago
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆57Feb 22, 2026Updated 6 months ago
- Implementation of the ePlace algorithm on the AMD Versal architecture, utilizing AIE, PL, and PS regions of the chip.☆11Aug 26, 2026Updated last week
- ☆15May 23, 2024Updated 2 years ago
- ☆19Jul 2, 2024Updated 2 years ago
- [NeurIPS 2022] Explaining Graph Neural Networks with Structure-Aware Cooperative Games (GStarX)☆15Oct 20, 2022Updated 3 years ago