Dongkesi-2019 / Exploring-Zynq-MPSoC-CNLinks
Exploring Zynq ® MPSoC Chinese
☆9Updated 5 years ago
Alternatives and similar repositories for Exploring-Zynq-MPSoC-CN
Users that are interested in Exploring-Zynq-MPSoC-CN are comparing it to the libraries listed below
Sorting:
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Updated 6 years ago
- ☆14Updated 2 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆11Updated 7 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆28Updated 9 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- Testbenches for HDL projects☆19Updated this week
- A project demonstrate how to config ad9361 to TX mode☆11Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆11Updated last year
- EEE2/EIE2 Group Project☆17Updated last month
- My code repositry for common use.☆22Updated 3 years ago
- ☆18Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago
- WinUSB implementation for the ZYNQ platform (Zybo board)☆26Updated 6 years ago
- This repository contains MATLAB code which can be used to generate simulink model and HDL code for implementation on FPGA. Since HDL code…☆12Updated 5 years ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆17Updated 5 months ago
- fft implemented by cordic algorithm (4-16384 point)☆9Updated last month
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- ☆20Updated 3 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆13Updated 9 years ago
- Open source zynq platform☆18Updated 7 years ago
- Verilog modules for software-defined radio.☆18Updated 12 years ago
- SPI通信实现FLASH读写☆15Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago
- A PWM Module IP core written in Verilog, along with a firmware driver (developed for the Zynq-7000 Programmable SoC)☆16Updated 10 years ago
- ⚙️ 基于 Zynq-7 全可编程 SoC 的设计☆36Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆30Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 7 months ago