lab11 / M-ulator
A highly extensible ARM {e,si}mulator
☆28Updated 3 weeks ago
Alternatives and similar repositories for M-ulator:
Users that are interested in M-ulator are comparing it to the libraries listed below
- tiny embedded MIPS virtualization platform - a very small and lean hypervisor using MIPS R5 hardware VZ option for embedded systems (IoT …☆19Updated last year
- A collection of little open source FPGA hobby projects☆48Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- Video Effects on VGA☆14Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- GDB stub that allows debugging of embedded devices☆31Updated 9 years ago
- MDX — A BSD-style RTOS☆26Updated 2 weeks ago
- Yet Another VHDL tool☆31Updated 7 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆19Updated 6 months ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- A security-oriented microkernel for Cortex-M microcontrollers☆25Updated 8 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Stub example hypervisor for AArch64 intended to allow other hypervisors to become resident later☆20Updated 2 years ago
- Enigma in FPGA☆28Updated 5 years ago
- Moxie-compatible core repository☆45Updated last year
- The BERI and CHERI processor and hardware platform☆47Updated 7 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆94Updated this week
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- Personal sandbox to make quick tests and how-tos for ARM development☆38Updated 5 years ago
- ☆20Updated 12 years ago
- Python tools to interact with boundary scan-capable devices. Useful for reverse engineering, testing, etc.☆16Updated 8 years ago
- C++ REPL for bare-metal embedded devices☆25Updated 2 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 2 months ago
- ☆25Updated 6 years ago
- ☆10Updated 5 years ago