Alternatives and similar repositories for M-ulator:

Users that are interested in M-ulator are comparing it to the libraries listed below

• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• cbiffle / brittle-kernel
  A security-oriented microkernel for Cortex-M microcontrollers
  ☆23Updated 8 years ago
• CTSRD-CHERI / beri
  The BERI and CHERI processor and hardware platform
  ☆47Updated 7 years ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆48Updated 4 years ago
• lyegoshin / tinyVP
  tiny embedded MIPS virtualization platform - a very small and lean hypervisor using MIPS R5 hardware VZ option for embedded systems (IoT …
  ☆19Updated last year
• cseed / cynth
  a simple C-to-Verilog compiler
  ☆48Updated 7 years ago
• jbush001 / FPGAWhack
  Video Effects on VGA
  ☆14Updated 6 years ago
• tommythorn / yari
  YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…
  ☆44Updated last month
• ulx3s / ulx3s-toolchain
  ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts
  ☆39Updated 4 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated this week
• KestrelComputer / S64X7
  64-bit MISC Architecture CPU
  ☆12Updated 8 years ago
• ArcaneNibble / yavhdl
  Yet Another VHDL tool
  ☆31Updated 7 years ago
• embecosm / chiphack
  Repository and Wiki for Chip Hack events.
  ☆50Updated 3 years ago
• mmicko / enigmaFPGA
  Enigma in FPGA
  ☆26Updated 5 years ago
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆49Updated 6 years ago
• avatarone / avatar-gdbstub
  GDB stub that allows debugging of embedded devices
  ☆31Updated 9 years ago
• chipy-hdl / chipy
  chipy hdl
  ☆17Updated 6 years ago
• whitequark / Boneless-CPU
  Resource-efficient 16-bit CPU architecture for FPGA control plane
  ☆93Updated last year
• tomahawkins / verilog
  A Verilog parser for Haskell.
  ☆34Updated 3 years ago
• emb-riscv / specs-markdown
  The preliminary 'RISC-V microcontroller profile' specs; for convenience, use markdown.
  ☆27Updated 2 years ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• mdepx / mdepx
  MDX — A BSD-style RTOS
  ☆26Updated last month
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 11 years ago
• cambridgehackers / fpgajtag
  A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.
  ☆34Updated 2 years ago
• cjlano / tinysh
  tinysh: minimal shell
  ☆29Updated 12 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆35Updated 10 months ago
• daniel-k / rpi3-aarch64-jtag
  Starting point for bare metal development and JTAG debugging on Raspberry Pi 3.
  ☆27Updated 7 years ago
• marcnewlin / rust-nrf24-receiver-experiment
  small experiment to learn some rust via a nRF24 Enhanced Shockburst receiver (2SPS IQ -> packets)
  ☆12Updated 4 years ago