lab11 / M-ulator
A highly extensible ARM {e,si}mulator
☆28Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for M-ulator
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- a simple C-to-Verilog compiler☆47Updated 7 years ago
- A collection of little open source FPGA hobby projects☆46Updated 4 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated last year
- tiny embedded MIPS virtualization platform - a very small and lean hypervisor using MIPS R5 hardware VZ option for embedded systems (IoT …☆19Updated last year
- The BERI and CHERI processor and hardware platform☆46Updated 7 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆44Updated 5 years ago
- Video Effects on VGA☆14Updated 5 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- This is a higan/Verilator co-simulation example/framework☆50Updated 6 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- 64-bit MISC Architecture CPU☆11Updated 7 years ago
- chipy hdl☆17Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 8 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆12Updated 4 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 5 years ago
- Synthesiser for Asynchronous Verilog Language☆19Updated 10 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆34Updated 2 years ago
- L3 based MIPS specification and emulator☆15Updated 3 years ago
- A reimplementation of a tiny stack CPU☆80Updated 11 months ago
- A bit-serial CPU☆18Updated 5 years ago
- Enigma in FPGA☆26Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- A Verilog Synthesis Regression Test☆34Updated 8 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆15Updated last year
- A reconfigurable and extensible VLIW processor implemented in VHDL☆30Updated 9 years ago