IAIK / coco-alma
CocoAlma is an execution-aware tool for formal verification of masked implementations
☆21Updated last month
Related projects ⓘ
Alternatives and complementary repositories for coco-alma
- Integer Multiplier Generator for Verilog☆17Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆73Updated 7 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆15Updated last year
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆42Updated last month
- ☆76Updated 8 months ago
- CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.☆27Updated 9 months ago
- Fuzzing for SpinalHDL☆14Updated 2 years ago
- Development Package for the Hardware API for Lightweight Cryptography☆15Updated last year
- The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…☆60Updated last year
- Side-channel analysis setup for OpenTitan☆28Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated last year
- VexRiscv reference platforms for the pqriscv project☆15Updated 8 months ago
- ☆16Updated 5 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆14Updated 3 weeks ago
- ☆16Updated 4 months ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆43Updated last year
- Hardware Formal Verification☆15Updated 4 years ago
- Custom Coprocessor Interface for VexRiscv☆10Updated 6 years ago
- Design files and associated documentation for Sonata PCB, part of the Sunburst Project☆13Updated 5 months ago
- HW Design Collateral for Caliptra RoT IP☆75Updated this week
- A demo system for Ibex including debug support and some peripherals☆54Updated 2 months ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆34Updated 3 years ago
- ☆12Updated 3 years ago
- A list of VHDL codes implementing cryptographic algorithms☆25Updated 2 years ago
- SCARV: a side-channel hardened RISC-V platform☆18Updated 3 years ago
- Open source RTL simulation acceleration on commodity hardware☆22Updated last year
- CVA6 SDK containing RISC-V tools and Buildroot☆62Updated 4 months ago
- Testing processors with Random Instruction Generation☆29Updated last month
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 4 years ago
- Code repository for Coppelia tool☆20Updated 4 years ago