Verified Verilog Equivalence checker, written and verified in Coq.
☆14Oct 16, 2026Updated this week
Alternatives and similar repositories for Vera
Users that are interested in Vera are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated 2 weeks ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- A tool for formally verifying constant-time software against hardware 🕰️☆17Feb 1, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- A type-safe, formally verifiable HDL compiler in Lean 4. Inspired by Clash, built for high-assurance hardware synthesis.☆156Updated this week
- A tool to generate optimized hardware files for univariate functions.☆14Sep 5, 2024Updated 2 years ago
- A mutual induction tactic for Lean 4.☆33Sep 17, 2026Updated last month
- Tools for reasoning about circuits in Rosette/Racket 🔌☆20Feb 1, 2025Updated last year
- ☆38Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆30Sep 3, 2024Updated 2 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 9 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆32Nov 2, 2025Updated 11 months ago
- x64 semantics in Lean☆49Updated this week
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- Rocq framework to define the semantics of CPU architectures☆39Updated this week
- Synthesize Verilog to Minecraft redstone☆23Nov 9, 2024Updated last year
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 6 months ago
- FYP on using e-graphs to solve smt bitvector problems☆16Jun 24, 2025Updated last year
- Verilog development and verification project for HOL4☆28Apr 25, 2025Updated last year
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Tiny verified SAT-solver☆30Jan 7, 2022Updated 4 years ago
- ☆21Dec 29, 2014Updated 11 years ago
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆26Updated this week
- ☆11Nov 19, 2015Updated 10 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆42Nov 29, 2025Updated 10 months ago
- ☆17Oct 13, 2026Updated last week
- A hyperintensional theorem prover for rapidly prototyping modular semantic theories☆12Updated this week
- RTLCheck☆26Oct 9, 2018Updated 8 years ago
- Compiler backend☆16Aug 7, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Easy SMT solver interaction☆36Feb 3, 2026Updated 8 months ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆54Mar 3, 2024Updated 2 years ago
- Rust Automated Theorem Proving library inspired by a text by John Harrison (WIP)☆23May 21, 2025Updated last year
- experiments in building tiny tracing JITs in various languages (Prolog to start)☆11Sep 17, 2026Updated last month
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆36Mar 13, 2026Updated 7 months ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Nov 9, 2025Updated 11 months ago
- A fast sparse triangular solver compatible with SciPy.☆10Oct 10, 2026Updated last week