xiesicong / fpga_eth_dual_ov5640
fpga读取摄像头数据上传到上位机,720P@60Hz
☆20Updated 4 years ago
Alternatives and similar repositories for fpga_eth_dual_ov5640:
Users that are interested in fpga_eth_dual_ov5640 are comparing it to the libraries listed below
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆88Updated 7 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆45Updated last year
- fpga跑sobel识别算法☆33Updated 4 years ago
- FPGA实现简单的图像处理算法☆44Updated 2 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- 帧差法运动目标检测,基于ZYNQ7020☆65Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆33Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- upgrade to e203 (a risc-v core)☆43Updated 4 years ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆37Updated last year
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆19Updated 3 months ago
- 基于FPGA和ov5640的实时图像采集及灰度转换系统☆14Updated last year
- ☆36Updated 9 years ago
- ARM中通过APB总线连接的UART模块☆64Updated 5 years ago
- 2023集创赛紫光同创杯一等奖项目☆109Updated last year
- FPGA图像处理仿真平台☆26Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆97Updated last year
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆83Updated last year
- FFT implement by verilog_测试验证已通过☆55Updated 8 years ago
- Cortex M0 based SoC☆73Updated 3 years ago
- AXI总线连接器☆97Updated 5 years ago
- image processing based FPGA☆104Updated 3 years ago
- 基于安路开发板的bayer视频简单处理☆17Updated 8 months ago
- 基于ov5640摄像头的实时显示☆12Updated 2 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器,用来进行无损图像压缩。☆94Updated 7 months ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆67Updated last year
- verilog☆21Updated last year