xiesicong / fpga_eth_dual_ov5640
fpga读取摄像头数据上传到上位机,720P@60Hz
☆19Updated 4 years ago
Alternatives and similar repositories for fpga_eth_dual_ov5640:
Users that are interested in fpga_eth_dual_ov5640 are comparing it to the libraries listed below
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆86Updated 7 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆46Updated 4 years ago
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- fpga跑sobel识别算法☆29Updated 4 years ago
- FPGA实现简单的图像处理算法☆40Updated 2 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆45Updated last year
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆32Updated 2 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆95Updated last year
- 帧差法运动目标检测,基于ZYNQ7020☆62Updated 3 years ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆170Updated last year
- ☆36Updated 9 years ago
- This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调…☆175Updated last year
- 该作品为2024年FPGA创新设计大赛(上海安路科技赛道)国一作品☆19Updated 2 months ago
- Cortex M0 based SoC☆71Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆105Updated last year
- ☆57Updated 2 years ago
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆59Updated 6 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 3 years ago
- AXI总线连接器☆97Updated 5 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆80Updated last year
- upgrade to e203 (a risc-v core)☆40Updated 4 years ago
- An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器,用来进行无损图像压缩。☆92Updated 6 months ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆67Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆158Updated 4 months ago
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆34Updated 11 months ago
- FPGA图像处理仿真平台☆25Updated 2 years ago
- image processing based FPGA☆102Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- ISP☆11Updated last year