FPGA-Research-Manchester / FPGAVirusScanner

Related projects ⓘ

Alternatives and complementary repositories for FPGAVirusScanner

• Chair-for-Security-Engineering / AES_masked_BRAM
  Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
  ☆14Updated 3 years ago
• tomverbeure / intel_jtag_primitive_blog
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆16Updated 3 years ago
• Open-Source-Hardware-Initiative / AES
  Open Source AES
  ☆31Updated 7 months ago
• mattvenn / gtkwave-python-filter-process
  ☆29Updated 3 years ago
• tongchen126 / Boot-Debian-On-Litex-Rocket
  ☆12Updated 2 years ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆45Updated 4 years ago
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 2 years ago
• b224hisl / rioschip
  ☆33Updated last year
• shengwenliang / fpga-nvme-controller
  Chisel NVMe controller
  ☆13Updated last year
• tongchen126 / fpga_pcie_ethernet
  ☆14Updated 2 years ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆20Updated 3 years ago
• enjoy-digital / liteiclink
  Small footprint and configurable Inter-Chip communication cores
  ☆54Updated last month
• Wren6991 / ChristmasSoC
  Dual-core RISC-V SoC with JTAG, atomics, SDRAM
  ☆23Updated 2 years ago
• epfl-vlsc / bitfiltrator
  Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
  ☆27Updated last year
• sylefeb / Silixel
  Exploring gate level simulation
  ☆56Updated 2 years ago
• FPGA-Research-Manchester / byteman
  Bitstream relocation and manipulation tool.
  ☆40Updated last year
• ulixxe / usb_dfu
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆16Updated 8 months ago
• andrewattwood / fuserisc
  Dual RISC-V DISC with integrated eFPGA
  ☆15Updated 3 years ago
• taneroksuz / fpu-sp
  IEEE 754 single precision floating point library in systemverilog and vhdl
  ☆26Updated last month
• tomverbeure / ecp5_jtag
  Use ECP5 JTAG port to interact with user design
  ☆24Updated 3 years ago
• tow3rs / jtag-mpsse-blaster
  Use an MPSSE FTDI device as a JTAG interface in Quartus tools
  ☆14Updated 9 months ago
• ChrisPVille / jtaglet
  Easy-to-use JTAG TAP and Debug Controller core written in Verilog
  ☆21Updated 5 years ago
• YosysHQ / VlogHammer
  A Verilog Synthesis Regression Test
  ☆34Updated 8 months ago
• litex-hub / litespi
  Small footprint and configurable SPI core
  ☆39Updated 2 weeks ago
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆32Updated last week
• dbhi / vboard
  Virtual development board for HDL design
  ☆39Updated last year
• newaetech / sonata-pcb
  Design files and associated documentation for Sonata PCB, part of the Sunburst Project
  ☆13Updated 5 months ago
• hamsternz / MMCM_GPSDO
  An all-digital GPS disciplined oscillator using MMCM phase shift.
  ☆27Updated 2 years ago
• AngeloJacobo / DDR3-Notes
  My notes for DDR3 SDRAM controller
  ☆25Updated last year
• wyvernSemi / usbModel
  USB virtual model in C++ for Verilog
  ☆28Updated last month