bunnie / netv-fpgaLinks
verilog FPGA code for NeTV
☆62Updated 13 years ago
Alternatives and similar repositories for netv-fpga
Users that are interested in netv-fpga are comparing it to the libraries listed below
Sorting:
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- NeTV2 SoC based on LiteX☆16Updated 6 years ago
- Example code for the Numato Opsis board, the first HDMI2USB production board.☆49Updated 7 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated last month
- ice40 USB Analyzer☆58Updated 4 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆40Updated last year
- SNES for MiSTer☆15Updated 4 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Development board for Lattice Crosslink-NX 72QFN☆29Updated 4 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- Miscellaneous prototype hardware that wasn't major enough to warrant a dedicated repo☆15Updated last week
- A ZipCPU based demonstration of the MAX1000 FPGA board☆22Updated 4 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- LiteX based FPGA gateware for Thunderscope.☆25Updated last year
- My pergola FPGA projects☆30Updated 3 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- The RECON project creates library for Nios II Microcontroller System and Tool chain. The library includes a collection of hardware config…☆21Updated 6 years ago
- ☆16Updated 7 years ago
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 5 months ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- An SDR for Raspberry Pi☆35Updated 4 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆23Updated 10 years ago