bunnie / netv-fpga
verilog FPGA code for NeTV
☆62Updated 12 years ago
Alternatives and similar repositories for netv-fpga:
Users that are interested in netv-fpga are comparing it to the libraries listed below
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Updated 8 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- A wishbone controlled FM transmitter hack☆21Updated last year
- NeTV2 SoC based on LiteX☆16Updated 6 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- Example code for the Numato Opsis board, the first HDMI2USB production board.☆49Updated 6 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆32Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆54Updated 3 weeks ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- ☆58Updated last year
- SNES for MiSTer☆15Updated 4 years ago
- XVCD implementation for ANITA. Note that "ftdi_xvc_core.c" is a generic libftdi-based MPSSE XVC handler, and is awesome.☆18Updated 4 years ago
- ☆63Updated 4 years ago
- Real time data acquisition based on the Lattice ICEstick hardware☆14Updated 7 years ago
- CRUVI Standard Specifications☆17Updated 8 months ago
- Simplified environment for litex☆14Updated 4 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- ☆25Updated 4 years ago
- Example code in Verilog for the Blackice II FPGA☆27Updated 5 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 2 months ago
- ICE40 FPGA Cape for Beaglebone☆50Updated 4 years ago
- Small footprint and configurable SPI core☆40Updated 3 weeks ago
- DVI video out example for prjtrellis☆16Updated 6 years ago
- BlackIceMx - Core Module carrier with MixMods/Pmod interfaces☆17Updated 5 years ago
- JTAG Hardware Abstraction Library☆36Updated last year